10 minute read

Training is key to superior chip knowledge at NXP32 Training is key to superior chip knowledge at NXP32 Training is key to superior chip knowledge at NXP32 Training is key to superior chip knowledge at NXP

Next Article
7 Noise Noise

7 Noise Noise

TRAINING IS KEY TO SUPERIOR CHIP KNOWLEDGE AT NXP

As the electronics and semiconductor domain continues to explode with complexity, engineers are having to step outside of their comfort zones and take on new roles to keep up with the increasing demands of chip performance. For semiconductor giant NXP’s failure analysis department, training employees and broadening its knowledge base is instrumental in holding the leading edge.

Advertisement

Collin Arocho

For nearly 25 years, Johan Knol has known exactly where he wanted to be. In 1996, fresh off finishing his master’s degree in electronics with a focus on analog design and semiconductor processing at the University of Twente, he had his eyes set on joining the semiconductor arm of Philips – which was later spun out as NXP. “I saw what Philips was achieving in the semiconductor industry at that time and it was quite impressive. But even then, it was extremely evident to me that the industry needed a major catchup, particularly in the analog-chip world,” recalls Knol, Manager of Failure Analysis for Security and Connectivity at NXP. “I came to Nijmegen to tour their cutting-edge MOS-4 fab, and it really piqued my interest. I knew this was a place where real innovation could be realized, and I wanted to be part of it.”

In his 25 years with the company, Knol has held several positions. First as a device physics engineer, then a process integration engineer – working to improve the overall process from development to manufacturing – before opting for a move to NXP’s failure analysis (FA) department. “I chose failure analysis because it combines all corners of NXP. Essentially, we work in a state-of-the-art silicon debug lab, where my group is responsible for identifying electrical failures within all the new products NXP launches and ensuring all of our products meet the highest quality standards,” describes Knol. “We help the design teams identify issues in the design and manufacturing chains. To do that, NXP provides us with top-of-the-line equipment to handle all the analysis requests, from mixed-signal processing technologies down to 16nm, and using techniques like laser voltage probing, laser frequency mapping and nanoprobing – we do it all.”

Evolving

One aspect of the silicon domain that Knol has encountered in his 2.5 decades in service is just how quickly the industry seems to be evolving. According to him, engineers, at least in his department, are having to go well beyond their areas of focus and broaden their understanding of NXP’s entire production chain, especially as chip complexity continues to explode. One essential tool he relies on to keep his team sharp: training and personal development.

“Almost no one comes out of university, or even from another department, having a solid grasp of the entire field at NXP. When someone joins our team, they’ve got to learn at least 4-5 different areas of the production chain,” depicts Knol. “It’s only with that knowledge that you can solve the kinds of problems that we get sent to us – ie a chip isn’t working, but with no clue as to why. Typically, new hires have a background in physics or chemistry or electronics, and maybe they’ll even have experience in analog or digital design but hiring someone with expert knowledge on mixed-signal design and these other disciplines doesn’t really happen.”

For Knol, however, it’s precisely this understanding of multiple aspects and disciplines that’s so crucial to the success of NXP’s FA lab, and why he’s a big believer in training. Knol: “Our competence program is primarily focused on broadening the knowledge of our engineers. They need to have a broad view of everything involved in creating a chip.”

Digital transition

One driving force that Knol and NXP have experienced in the semiconductor sphere is the transition from analog to digital chips, or at the very least a combination of the two. “At NXP, we’ve had a shift from truly analog design to embedding digital more and more – so mixed-signal designs – and it’s happening ridiculously fast,” says Knol. “But even products that were 100 percent analog in the past, for good reasons, are now embedding more digital cores.”

Knol uses the example of NXP’s smart antenna solutions product

line for 5G applications, where they used to deliver single RF transistors or RF low-noise ampli ers but now have started embedding digital content in that line of chips. “ ese chips are now much more complex, and the engineers that have spent years perfecting the analog design are now suddenly facing products with digital content. At rst, they didn’t know how to deal with that, how to interpret that, or even how to test.” at’s when NXP’s FA department reached out to High Tech Institute and arranged for an in-company session of the “Test and design-fortest for digital integrated circuits” training. “ is shift to digital isn’t going to go away, it’s only going to become more prevalent. As a unit, we decided we needed to establish new competencies in this domain and this training was a perfect opportunity,” highlights Knol. “We chose HTI because of its undeniable link to the high-tech industry. ey have a strong understanding of the domain because the trainers are actually from the industry. More importantly, we were able to work directly with them

to tune the content of the course to our speci c needs. at was the real strength that we saw in HTI.”

Time management

Of course, the success of any technology company depends on highly skilled and highly technical people. Sometimes, however, success can also stem from the soft skills of employees – such as good communication, stakeholder management and using time in the most e cient ways. But as the complexity continues to increase, and engineers are taking on more responsibility, sometimes the soft skills can be a challenge. “We have some really outstanding minds at NXP. Our engineers are some of the best in the world. But one thing we’ve found is that the most specialized technical people can often be lacking when it comes to soft skills,” Knol describes. “E ciency being key in an environment like this means every day you’re being challenged to do more in your daily e orts.” is can be a little tricky when trying to balance work, meetings, planning and the many personalities you encounter in the workplace. at’s why NXP adopted another training from HTI: “Time management in innovation.” “We saw that people were struggling with time management. To be honest, I was one of them myself. So, we took this training and made it a default course for our people – meaning at some point in time, everyone should take it. And it’s from personal experience that I can say this training is extremely helpful,” states Knol. “People came back from this course having learned new tools to embed better planning in their work, learning how best to establish boundaries and how to address the issues they face in communicating with others. So yeah, that has become another default module that we o er to our people. Time management, education, self-re ection, taking leadership and working in project teams on a global scale. ese are the kinds of courses that have become quite important to us. We believe that by investing in these trainings to help our workers enhance their personal development, it makes us a stronger department within NXP.”

Online

New

SOFT SKILLS & LEADERSHIP Eff ective communication skills for technology professionals – part 2 9 – 11 November 2020 (3 days + 1 evening) Presentation skills for powerful public speaking 11 November 2020 (1 day) Creative thinking – short course 12 November 2020 (1 day) How to be successful in the Dutch high tech work culture 24 November 2020 (1 day) Consultative selling for technology professionals 23 & 24 November 2020 (2 consecutive days + 1 evening) Creative thinking – full course 24 & 25 November 2020 (2 consecutive days) Benefi t from autism in your R&D team 3 December 2020 (1 day) Eff ective communication skills for technology professionals – part 1 14 – 16 December 2020 (3 days + 1 evening) Leadership skills for architects and other technical leaders Starts 8 March 2021 (2 times 2 days, incl. 2 evening sessions) ELECTRONICS Electronics cooling thermal design – Online 2 – 6 November 2020 (5 consecutive afternoons) Ultra low power for Internet of Things 5 & 6 November 2020 (2 consecutive days) Switch-mode power supplies Starts 11 November 2020 (2 modules of 3 days) Power integrity for product designers 17 & 18 November 2020 (2 consecutive days) Thermal design and cooling of electronics workshop 18 – 20 November 2020 (3 consecutive days) Advanced thermal management of electronics 8 – 11 December 2020 (4 morning sessions) Design of analog electronics – analog IC design Starts 1 February 2021 (11 days in 18 weeks) Design of analog electronics – analog electronics 1 Starts 1 March 2021 (9 days in 16 weeks) Solid State generated RF & applications 3 – 5 March 2021 (3 consecutive days) MECHATRONICS Advanced motion control 26 – 30 October 2020 (5 consecutive days) Metrology & calibration of mechatronic systems 27 – 29 October 2020 (3 consecutive days) Basics & design principles for ultra-clean vacuum 2 – 5 November 2020 (4 consecutive days) Actuation and power electronics 16 – 18 November 2020 (3 consecutive days) Passive damping for high tech systems 17 – 19 November 2020 (3 consecutive days)

New Location

Dynamics and modelling 23 – 25 November 2020 (3 consecutive days) Motion control tuning 23 – 27 November 2020 (5 consecutive days) Experimental techniques in mechatronics 30 November – 2 December 2020 (3 consecutive days) Thermal eff ects in mechatronic systems 1 – 3 December 2020 (3 consecutive days) Mechatronics system design – part 1 12 – 16 April 2020 (5 consecutive days) OPTICS Modern optics for optical designers – Part 1 Expected January 2021 (15 weekly morning sessions) Modern optics for optical designers – Part 2 Expected January 2021 (15 weekly morning sessions) Applied optics Starts 26 October 2020 (15 weekly afternoons) SOFTWARE Software engineering for non-software engineers Starts 29 October 2020 (2 evenings sessions) Multicore programming in C++ 2 – 4 November 2020 (3 consecutive days) Design patterns and emergent architecture 9 – 12 November 2020 (4 consecutive days) Speed, Data and Ecosystems 18 & 19 November 2020 (2 consecutive days) Good software architecture Starts 30 November 2020 (4 consecutive days) Modern C++ Starts 7 April 2021 (4 days in 2 weeks) Secure coding in C and C++ 12 – 14 April 2021 (3 consecutive days) SYSTEM System architect(ing) in Leuven (Belgium) 16 – 20 November 2020 (5 consecutive days) System architect(ing) in Eindhoven 23 – 27 November 2020 (5 consecutive days) Introduction to SysML 4 March 2020 (1 day) Systems modelling with SysML 12 – 15 April 2021 (4 consecutive days) Value-cost ratio improvement by value engineering 20 & 21 May 2020 (2 consecutive days)

This article is from: