Ecole Polytechnique Fédérale de Lausanne EPFL
Nano-Tera IcySoC
Going to Low (No?) Power Data Center & Cloud
PC
Mobility
Wearable
IoT
SERVER
2 in 1
TABLET
GLASSES
SMART CITIES
STORAGE
DESKTOP
SMARTPHONE
PERSONAL ASSISTANT
SMART AGRICULTURE
NETWORKING
ALL IN ONE
PHABLET
SPORTS FASHION
SMART FACTORIES
Ian Yang, Intel Developer Forum - Shenzhen 2014.
Batteries not included - The
© C.
Sli
Gene’s Law
● Power dissipation per MAC operation has decreased by half every 18 months Gene A. Frantz, TI Developer Conf., 2008.
Energy Efficiency Challenge
● Ten orders of magnitude efficiency improvement achieved thanks to new device technology and scaling ● The main driver for efficiency improvement has been integration density ● Computational efficiencies and functional densities of VLSI architectures lag by orders of magnitude that of mammal brains ● Due to the lack of scalability of current VLSI architecture in the third dimension ● Can be improved by 3D packaging techniques
P. Ruch, et al., IBM J. Res. & Dev., Vol. 55, 2011.
Batteries not included - The
© C.
Sli
Near/Sub-Threshold Circuits
Supply Voltage (V)
EPFL Integrated Circuits Lab
2014
Sli
PULP – Parallel Ultra-Low-Power Platform
EPFL Integrated Circuits Lab
2014
Sli
Approximate Circuits – A New Dimension Energy Fast Design, Considerable Energy
Slow Design, Low Energy
Delay
Inexactness
Faster Design, Moderate Energy, Inexact
The IcySoC Project
Technology
System
Approximate circuits
Sub / near-threshold logic & memories
PULP OpenRISC multi-core platform
Inexact accelerators (adders, multipliers)
ALP 180 nm TSMC 65 nm FDSOI 28 nm
Variation / performance adaptative architecture
Reconfigurable and applicationoptimized operation (JPEG, MPEG4, G722)
Inexact Retreat – 1. Projects |
©