Digital System Design
RTL Prepared By E.Musa Alyaman
1
Example 1
Prepared By E.Musa Alyaman
2
Problem Statement
Prepared By E.Musa Alyaman
3
Block Diagram
Prepared By E.Musa Alyaman
4
ASMD Chart
Prepared By E.Musa Alyaman
5
Table of Operation
Prepared By E.Musa Alyaman
6
Detailed Block Diagram
Prepared By E.Musa Alyaman
7
Verilog Block Diagram (Behavior)
Prepared By E.Musa Alyaman
8
Verilog Controller (Behavior)
Prepared By E.Musa Alyaman
9
Verilog Data Path (Behavior)
Prepared By E.Musa Alyaman
10
Verilog Test Module (Behavior)
Prepared By E.Musa Alyaman
11
Verilog Test Results
Prepared By E.Musa Alyaman
12
Manual Syntheses For The Controller
Prepared By E.Musa Alyaman
13
Manual Syntheses For The Controller
Prepared By E.Musa Alyaman
14
Manual Syntheses For The Controller
Prepared By E.Musa Alyaman
15
Verilog Block Diagram (Behavior)
Prepared By E.Musa Alyaman
16
Verilog Controller (Structural)
Prepared By E.Musa Alyaman
17
Verilog Data Path (Structural)
Prepared By E.Musa Alyaman
18
Verilog Data path and Controller blocks
Prepared By E.Musa Alyaman
19
Verilog Data path and Controller blocks
Prepared By E.Musa Alyaman
20
Verilog Test Module (Behavior)
Prepared By E.Musa Alyaman
21
Example 2 SEQUENTIAL BINARY MULTIPLIER
Prepared By E.Musa Alyaman
22
Problem
Prepared By E.Musa Alyaman
23
Block Diagram
Prepared By E.Musa Alyaman
24
ASMD Chart
Prepared By E.Musa Alyaman
25
Table of Operation
Prepared By E.Musa Alyaman
26
Verilog Block Diagram (Behavior)
Prepared By E.Musa Alyaman
27
Verilog Block Diagram (Behavior)
Prepared By E.Musa Alyaman
28
Verilog Test Module (Behavior)
Prepared By E.Musa Alyaman
29
Verilog Test Results
Prepared By E.Musa Alyaman
30
Manual Syntheses For The Controller
Prepared By E.Musa Alyaman
31
Manual Syntheses For The Controller
Prepared By E.Musa Alyaman
32
Manual Syntheses For The Controller (Binary Assignment)
Prepared By E.Musa Alyaman
33
Manual Syntheses For The Controller (One Hot Assignment)
Prepared By E.Musa Alyaman
34
Example 3 Count the Number of Ones in a Register
Prepared By E.Musa Alyaman
35
Problem Statement • We will consider a ones counter consisting of two registers R1 and R2, and a flip-flop E. The system counts the number of 1's in the number loaded into register R1 and sets register R2 to that number. • For example, if the binary number loaded into R1 is 101 11001, the circuit counts the five 1's in R1 and sets register R2 to the binary count 101. • This is done by shifting each bit from register R1 one at a time into flip-flop E. The value in E is checked by the control, and each time it is equal to 1, register R2 is incremented by 1. Prepared By E.Musa Alyaman
36
Block Diagram
Prepared By E.Musa Alyaman
37
ASMD Chart
Prepared By E.Musa Alyaman
38
Multiplexer Inputs Table
Prepared By E.Musa Alyaman
39
Manual Syntheses For The Controller (Standard Cell)
Prepared By E.Musa Alyaman
40
Results
Prepared By E.Musa Alyaman
41
Verilog Note
Prepared By E.Musa Alyaman
42
Chapter 9 Memory and Programmable Logic
Prepared By E.Musa Alyaman
43
PLD
Prepared By E.Musa Alyaman
44
PROM
Prepared By E.Musa Alyaman
45
PAL
Prepared By E.Musa Alyaman
46
PLA
Prepared By E.Musa Alyaman
47
Sequential PLD
Prepared By E.Musa Alyaman
48