221

Page 1

Proc. of Int. Conf. on Control, Communication and Power Engineering 2010

Digital Implementation Of Fpga Based Pwm Generator For Cascade H-Bridge Multilevel Inverter R. Rajendra 1 A. Chitra2 T. Meenakshi3 1

PG student, School of Electrical Engineering, VIT University, Vellore-632014, India 2 Assistant Professor (senior), SELECT, VIT University, Vellore-632014, India 3 Assistant Professor, IFET College of Engineering, Villupuram-605602, India 1 rachururraj@gmail.com , 2chitra.a@vit.ac.in, 3mechand22@gmail.com

Abstract— Multilevel inverter technology has emerged recently as a very important alternative in the area of highpower medium-voltage energy control due to their low switch voltage stress and modularity. Cascaded H-bridge multi level inverters (CHMLI) are a promising breed of multi level inverters which generally require several independent dc sources. Recently, progress of PLD (Programmable Logic Device) like FPGA or CPLD makes it realize the digital control system of power electronics without microprocessor (CPU or DSP). Complex control algorithm can be implemented into FPGA and the calculation time can be dramatically reduced based on parallel processing hardware circuit. But commercial based controller board for power electronics is mainly designed based on DSP or CPU. In this paper, design concept of original FPGA based controller for Cascaded H-Bridge MLI is proposed. 5-level Cascaded H-bridge multi level inverter is modeled and simulated in MATLAB / SIMULINK environment. The PWM generation scheme is coded in XILINX and the results are presented.

employed in real time applications, the digital controller employed for PWM generation plays a major role on the dynamic performance of the system. Hence an attempt has been made in this work to generate PWM pulses using FPGA controller and the results are discussed. The paper has been organized as follows. The details of CHMLI are dealt in Chapter II. The simulation results are exhaustively presented in Chapter III. The PWM generation using FPGA is illustrated in chapter IV. Chapter V concludes this paper.

Index Terms– Multilevel inverter (MLI), Cascaded H-bridge multilevel inverter(CHMLI), Carrier based pwm, FPGA

three discrete outputs

I. INTRODUCTION The Multilevel inverter has gained much attention in recent years due to its advantages in high power possibility with low switching frequency and low harmonics. The essential advantage of multilevel inverters is the improvement in the output voltage signal quality using devices of low voltage rating with lesser switching frequency, thereby increasing the overall efficiency of the system. The general function of the multilevel inverter is to synthesize a desired high voltage from several levels of dc voltages [1],[2]. The dc sources can be batteries, fuel cells, etc., where all the dc levels are considered to be identical. In fact, several major manufacturers commercialize Neutral point clamped(NPC) or Diode clamped converter, Flying capacitor clamped converter (FC) and cascaded Hbridge(CHB) multi level inverter topologies with a wide variety of control methods, each one strongly depending on the application. The cascaded H-bridge has been successfully commercialized for very high-power and power-quality demanding applications up to a range of 31 MVA, due to its series expansion capability. When

II. CASCADED H-BRIDGE MLI A cascaded H-bridge converter is several H-bridges in series configuration; a single H-bridge is shown in Figure 1. A single H-bridge is a three-level converter. The four switches S1, S2, S3 and S4 are controlled to generate dc

.When S1and S4 are on, the output is V

dc

; when S2

and S3 are on, the output is –V dc ; when either pair S1 and S2 or S3 and S4 are on, the output is 0. Figure.2 shows the three phase 5-level cascaded H-bridge multilevel inverter.

Figure.1: Single H-bridge topology

It can be observed from Table 1 that some voltage levels can be obtained by more than one switching state. The voltage level E, for instance, can be produced by four sets of different (redundant) switching states. The switching state redundancy is a common phenomenon in multilevel converters. It provides a great flexibility for switching pattern design, especially for Space vector modulation schemes. The number of voltage levels in a CHB inverter can be found from

177 © 2009 ACEEE

V out with levels V dc, 0 and –V


Turn static files into dynamic content formats.

Create a flipbook
Issuu converts static files into: digital portfolios, online yearbooks, online catalogs, digital photo albums and more. Sign up and create your flipbook.