SN54HC32, SN74HC32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SCLS200B – DECEMBER 1982 – REVISED MAY 1997
D
SN54HC32 . . . J OR W PACKAGE SN74HC32 . . . D, DB, N, OR PW PACKAGE (TOP VIEW)
Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs
1A 1B 1Y 2A 2B 2Y GND
description These devices contain four independent 2-input OR gates. They perform the Boolean function A B in positive logic. Y A • B or Y
+ )
+
OUTPUT Y
H
X
H
X
H
H
L
L
L
3
12
4
11
5
10
6
9
7
8
VCC 4B 4A 4Y 3B 3A 3Y
4
3 2 1 20 19 18
5
17
6
16
7
15
8
14 9 10 11 12 13
4A NC 4Y NC 3B
2Y GND NC 3Y 3A
B
13
1B 1A NC VCC 4B 1Y NC 2A NC 2B
FUNCTION TABLE (each gate) A
14
2
SN54HC32 . . . FK PACKAGE (TOP VIEW)
The SN54HC32 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC32 is characterized for operation from –40°C to 85°C.
INPUTS
1
logic symbol†
NC – No internal connection
1A 1B 2A 2B 3A 3B 4A 4B
1
≥1
2
3
1Y
4 6
5
2Y
9 8
10
3Y
12 11
13
4Y
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.
logic diagram (positive logic) A Y B
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1