Internal Use Only North/Latin America Europe/Africa Asia/Oceania
http://aic.lgservice.com http://eic.lgservice.com http://biz.lgservice.com
LED LCD TV SERVICE MANUAL CHASSIS : LC03J
MODEL : 47LE8500
47LE8500-CA
CAUTION BEFORE SERVICING THE CHASSIS, READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
/I P
OK
MENU
INPUT
CONTENTS
CONTENTS .............................................................................................. 2 PRODUCT SAFETY ................................................................................. 3 SPECIFICATION ....................................................................................... 4 ADJUSTMENT INSTRUCTION ................................................................ 7 BLOCK DIAGRAM...................................................................................14 EXPLODED VIEW .................................................................................. 16 SVC. SHEET ...............................................................................................
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-2-
LGE Internal Use Only
SAFETY PRECAUTIONS IMPORTANT SAFETY NOTICE Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the Schematic Diagram and Exploded View. It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
Leakage Current Hot Check (See below Figure) Plug the AC cord directly into the AC outlet.
General Guidance An isolation Transformer should always be used during the servicing of a receiver whose chassis is not isolated from the AC power line. Use a transformer of adequate power rating as this protects the technician from accidents resulting in personal injury from electrical shocks. It will also protect the receiver and it's components from being damaged by accidental shorts of the circuitry that may be inadvertently introduced during the service operation. If any fuse (or Fusible Resistor) in this TV receiver is blown, replace it with the specified. When replacing a high wattage resistor (Oxide Metal Film Resistor, over 1 W), keep the resistor 10 mm away from PCB.
Do not use a line Isolation Transformer during this check. Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor between a known good earth ground (Water Pipe, Conduit, etc.) and the exposed metallic parts. Measure the AC voltage across the resistor using AC voltmeter with 1000 ohms/volt or more sensitivity. Reverse plug the AC cord into the AC outlet and repeat AC voltage measurements for each exposed metallic part. Any voltage measured must not exceed 0.75 volt RMS which is corresponds to 0.5 mA. In case any measurement is out of the limits specified, there is possibility of shock hazard and the set must be checked and repaired before it is returned to the customer.
Leakage Current Hot Check circuit Keep wires away from high voltage or high temperature parts.
AC Volt-meter
Before returning the receiver to the customer, always perform an AC leakage current check on the exposed metallic parts of the cabinet, such as antennas, terminals, etc., to be sure the set is safe to operate without damage of electrical shock.
Leakage Current Cold Check(Antenna Cold Check) With the instrument AC plug removed from AC source, connect an electrical jumper across the two AC plug prongs. Place the AC switch in the on position, connect one lead of ohm-meter to the AC plug prongs tied together and touch other ohm-meter lead in turn to each exposed metallic parts such as antenna terminals, phone jacks, etc. If the exposed metallic part has a return path to the chassis, the measured resistance should be between 1 MΩ and 5.2 MΩ. When the exposed metal has no return path to the chassis the reading must be infinite. An other abnormality exists that must be corrected before the receiver is returned to the customer.
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-3-
To Instrument's exposed METALLIC PARTS
0.15 uF
Good Earth Ground such as WATER PIPE, CONDUIT etc.
1.5 Kohm/10W
When 25A is impressed between Earth and 2nd Ground for 1 second, Resistance must be less than 0.1 Ω *Base on Adjustment standard
LGE Internal Use Only
SPECIFICATION NOTE : Specifications and others are subject to change without notice for improvement.
1. Application range This specification is applied to the LCD TV used LC03E chassis.
2. Requirement for Test Each part is tested as below without special appointment. 1) Temperature: 25 ºC ± 5 ºC(77 ºF ± 9 ºF), CST: 40 ºC ± 5 ºC 2) Relative Humidity : 65 % ± 10 % 3) Power Voltage: Standard input voltage (AC 100-240 V~ 50 / 60 Hz) * Standard Voltage of each products is marked by models. 4) Specification and performance of each parts are followed each drawing and specification by part number in accordance with BOM. 5) The receiver must be operated for about 5 minutes prior to the adjustment.
3. Test method 1) Performance: LGE TV test method followed 2) Demanded other specification - Safety : CE, IEC specification - EMC :CE, IEC
4. Module General Specification No.
Item
Specification
Remark
1
Display Screen Device
119 cm(47 inch) wide color display module
2
Aspect Ratio
16:9
3
LCD Module
119 cm(47 inch) TFT LCD FHD
4
Operating Environment Temp. : 0 deg ~ 50 deg Humidity : 20 % ~ 90 %
5
Storage Environment
Temp. : -20 deg ~ 60 deg Humidity : 10 ~ 90 %
6
Input Voltage
AC 100-240V~, 50 / 60Hz
7
Power Consumption
Power on (White) LGD
Typ : 104W
8
Module Size
1075.68(H) × 630.82(V) X 30.5(D) typ. [mm]
8
Pixel Pitch
0.5415 (H) x 0.5415 (V)
9
Back Light
LED(EDGE)
10
Display Colors
1.06 B(true) colors
11
Coating
3H
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-4-
LCD (Module) + Backlight(EDGE LED) With inverter
LGE Internal Use Only
5. Component Video Input (Y, CB/PB, CR/PR) Specification
No. Resolution 1.
720x480
Remark
H-freq(kHz)
V-freq(Hz)
15.73
60.00
SDTV,DVD 480i
2.
720x480
15.63
59.94
SDTV,DVD 480i
3.
720x480
31.47
59.94
480p
4.
720x480
31.50
60.00
480p
5.
720x576
15.625
50.00
SDTV,DVD 625 Line
6.
720x576
31.25
50.00
HDTV 576p
7.
1280x720
45.00
50.00
HDTV 720p
8.
1280x720
44.96
59.94
HDTV 720p
9.
1280x720
45.00
60.00
HDTV 720p
10.
1920x1080
31.25
50.00
HDTV 1080i
11.
1920x1080
33.75
60.00
HDTV 1080i
12.
1920x1080
33.72
59.94
HDTV 1080i
13.
1920x1080
56.250
50
HDTV 1080p
14.
1920x1080
67.5
60
HDTV 1080p
6. RGB (PC) Specification
No. Resolution
Proposed
H-freq(kHz)
V-freq(Hz)
Pixel Clock(MHz)
Remarks
1.
720*400
31.468
70.08
28.321
2.
640*480
31.469
59.94
25.17
VESA
For only DOS mode
3.
800*600
37.879
60.31
40.00
VESA
4.
1024*768
48.363
60.00
65.00
VESA(XGA)
5.
1280*768
47.78
59.87
79.5
WXGA
6.
1360*768
47.72
59.8
84.75
WXGA
7.
1280*1024
63.595
60.0
108.875
SXGA
FHD model
8.
1920*1080
66.587
59.93
138.625
WUXGA
FHD model
Input 848*480 60 Hz, 852*480 60 Hz -> 640*480 60 Hz Display
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-5-
LGE Internal Use Only
7. HDMI Input (1) DTV Mode No.
Resolution
H-freq(kHz)
V-freq.(Hz)
Pixel clock(MHz)
Proposed
1.
720*480
31.469 /31.5
59.94 /60
27.00/27.03
SDTV 480P
2.
720*576
31.25
50
54
SDTV 576P
3.
1280*720
37.500
50
74.25
HDTV 720P
4.
1280*720
44.96 /45
59.94 /60
74.17/74.25
HDTV 720P
5.
1920*1080
33.72 /33.75
59.94 /60
74.17/74.25
HDTV 1080I
6.
1920*1080
28.125
50.00
74.25
HDTV 1080I
7.
1920*1080
26.97 /27
23.97 /24
74.17/74.25
HDTV 1080P
8.
1920*1080
33.716 /33.75
29.976 /30.00
74.25
HDTV 1080P
9.
1920*1080
56.250
50
148.5
HDTV 1080P
10.
1920*1080
67.43 /67.5
59.94 /60
148.35/148.50
HDTV 1080P
Remark
(2) PC Mode No.
Resolution
H-freq(kHz)
V-freq.(Hz) 70.08
Pixel clock(MHz)
Proposed
720*400
31.468
2.
640*480
31.469
59.94
25.17
VESA
HDCP
3.
800*600
37.879
60.31
40.00
VESA
HDCP
4.
1024*768
48.363
60.00
65.00
VESA(XGA)
HDCP
5.
1280*768
47.78
59.87
79.5
WXGA
HDCP
6.
1360*768
47.72
59.8
84.75
WXGA
HDCP
7.
1280*1024
63.595
60.0
108.875
SXGA
HDCP/FHD model
8.
1920*1080
67.5
60.00
138.625
WUXGA
HDCP/FHD model
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
28.321
Remark
1.
-6-
HDCP
LGE Internal Use Only
ADJUSTMENT INSTRUCTION (3) Adjustment 1) Adjustment method - Using RS-232, adjust items listed in 3.1 in the other shown in “3.1.(3).3)”
1. Application Range This specification sheet is applied to all of the LCD TV with LC03J chassis.
2) Adj. protocol
2. Designation
Protocol
(1) Because this is not a hot chassis, it is not necessary to use an isolation transformer. However, the use of isolation transformer will help protect test instrument. (2) Adjustment must be done in the correct order. (3) The adjustment must be performed in the circumstance of 25 ºC ± 5 ºC of temperature and 65 % ± 10 % of relative humidity if there is no specific designation. (4) The input voltage of the receiver must keep AC 100-240 V~ 50 / 60Hz. (5) The receiver must be operated for about 5 minutes prior to the adjustment when module is in the circumstance of over 15.
Command
Set ACK
Enter adj. mode
aa 00 00
a 00 OK00x
Source change
xb 00 04
b 00 OK04x (Adjust 480i, 1080p Comp1 )
xb 00 06
b 00 OK06x (Adjust 1920*1080 RGB)
Begin adj.
ad 00 10
Return adj. result
OKx (Case of Success) NGx (Case of Fail)
Read adj. data
(main) ad 00 20
Confirm adj.
(main) 000000000000000000000000007c007b006dx
(sub)
(Sub)
ad 00 21
000000070000000000000000007c00830077x
ad 00 99
NG 03 00x (Fail)
In case of keeping module is in the circumstance of 0 °C, it should be placed in the circumstance of above 15 °C for 2 hours
NG 03 01x (Fail) NG 03 02x (Fail) OK 03 03x (Success) End adj.
In case of keeping module is in the circumstance of below 20 °C, it should be placed in the circumstance of above 15 °C for 3 hours.
a 00 OK90x
Ref.) ADC Adj. RS232C Protocol_Ver1.0 3) Adj. order - aa 00 00 [Enter ADC adj. mode] - xb 00 40 [Change input source to Component1(480i&1080p)] - ad 00 10 [Adjust 480i&1080p Comp1] - xb 00 60 [Change input source to RGB(1024*768)] - ad 00 10 [Adjust 1920*1080 RGB] - ad 00 90 End adj.
[Caution] When still image is displayed for a period of 20 minutes or longer (especially where W/B scale is strong. Digital pattern 13ch and/or Cross hatch pattern 09ch), there can some afterimage in the black level area.
3.2. MAC Address
3. Automatic Adjustment 3.1. ADC Adjustment (1) Overview ADC adjustment is needed to find the optimum black level and gain in Analog-to-Digital device and to compensate RGB deviation. (2) Equipment & Condition 1) Jig (RS-232C protocol) 2) MSPG-925 Series Pattern Generator(MSPG-925FA, pattern - 65) - Resolution : 480i Comp1 1080P Comp1 1920*1080 RGB - Pattern : Horizontal 100% Color Bar Pattern - Pattern level : 0.7±0.1 Vp-p - Image
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
aa 00 90
-7-
(1) Equipment & Condition - Play file: Serial.exe - MAC Address edit - Input Start / End MAC address (2) Download method 1) Communication Prot connection PCBA
PC(RS-232C)
RS-232C Po rt
Connect: PCBA Jig-> RS-232C Port== PC-> RS-232C Port
LGE Internal Use Only
2) MAC Address Download - Com 1,2,3,4 and 115200(Baud rate) - Port connection button click(1)
3.4. LAN PORT INSPECTION(PING TEST) Connect SET -> LAN port == PC -> LAN Port
SET
PC
(1) Equipment setting 1) Play the LAN Port Test PROGRAM. 2) Input IP set up for an inspection to Test Program. * IP Number : 12.12.2.2 (2) LAN PORT inspection (PING TEST) 1) Play the LAN Port Test Program. 2) Connect each other LAN Port Jack. 3) Play Test (F9) button and confirm OK Message. 4) Remove LAN CABLE
- Load button click(2) for MAC Address write. - Start MAC Address write button(3) - Check the OK Or NG
3.3. LAN PORT (Automatic IP) (1) Equipment & Condition A Each other connection to LAN Port of IP Hub and Jig
(2) LAN inspection solution A LAN Port connection with PCB A Network setting at MENU Mode of TV A setting automatic IP A Setting state confirmation -> If automatic setting is finished, you confirm IP and MAC Address.
3.5. V-COM Adjust(Only LGD(M+S) Module) - Why need Vcom adjustment? A The Vcom (Common Voltage) is a Reference Voltage of Liquid Crystal Driving. -> Liquid Crystal need for Polarity Change with every frame. Circuit Block Ga mma Re f e r e nce V o ltage
Data (R ,G,B ) & Cont rol si gnal
Y
Da t a I n p u t
S
In t e r f a ce
S
Ti m i n g Co nt r o ll e r
Po w e r Blo ck
V COM
Gat e Driv e IC
M
Power Po w e rInput I nput
Gamm a Reference Volta ge
Cont rol si gnal
So urce D r i v e I C
T E
Data (R ,G,B ) & C ont ro l s ignal
Column Line
Pane l
V COM CST
CLC
Liquid Crys tal Row Li ne TFT
V COM
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-8-
LGE Internal Use Only
- Adjust sequence A Press the PIP key of the ADJ remote control. (This PIP key is hot key to enter the VCOM adjusting mode) (Or After enter Service Mode by pushing “ADJ” key, then Enter V-Com Adjust mode by pushing “G” key at “12. VCom”) A As pushing the right or the left button on the remote control, And find the V-COM value Which is no or minimized the Flicker. (If there is no flicker at default value, Press the exit key and finish the VCOM adjustment.) A Push the OK key to store value. Then the message “Saving OK” is pop. A Press the exit key to finish VCOM adjustment.
4. Manual Adjustment 4.1. ADC(GP2) Adjustment 4.1.1. Overview ADC adjustment is needed to find the optimum black level and gain in Analog-to-Digital device and to compensate RGB deviation.
4.1.2. Equipment & Condition 1) Adjust Remocon 2) 801GF(802B, 802F, 802R) or MSPG925FA Pattern Generator - Resolution : 480i, 720*480 (MSPG-925FA -> Model: 209, Pattern: 65) - 480i 1080p, 1920*1080 (MSPG-925FA -> Model: 225, Pattern: 65) - 1080p - Pattern : Horizontal 100% Color Bar Pattern - Pattern level: 0.7 ± 0.1 Vp-p - Image
[Visual Adjust and control the Voltage level] Model
V-CAM default value
47LE8500
435
3.6. Model name & serial number download (1) Model name & Serial number D/L A Press “Power on” key of service remote control.(Baud rate : 115200 bps) A Connect RS232 Signal Cable to RS-232 Jack. A Write Serial number by use RS-232. A Must check the serial number at Instart menu.
3) Must use standard cable
4.1.3. Adjust method
(2) Method & notice A. Serial number download is using of scan equipment. B. Setting of scan equipment operated by Manufacturing Technology Group. C. Serial number download must be conformed when it is produced in production line, because serial number download is mandatory by D-book 4.0 * Manual Download (Model Name and Serial Number) If the TV set is downloaded by OTA or service man, sometimes model name or serial number is initialized.(Not always) There is impossible to download by bar code scan, so It need Manual download. a. Press the ‘instart’ key of ADJ remote control. b. Go to the menu ‘5.Model Number D/L’ like below photo. c. Input the Factory model name(ex 42LE5500-CA) or Serial number like photo.
d. Check the model name Instart menu -> Factory name displayed (ex 42LE7500-CB) e. Check the Diagnostics (DTV country only) -> Buyer model displayed (ex 42LE7500-CB) Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
-9-
(1) ADC 480i, 1080p Comp1 1) Check connected condition of Comp1 cable to the equipment 2) Give a 480i, 1080p Mode, Horizontal 100% Color Bar Pattern to Comp1. (MSPG-925FA -> Model: 209, Pattern: 65) - 480i (MSPG-925FA -> Model: 225, Pattern: 65) - 1080p 3) Change input mode as Component1 and picture mode as “Standard” 4) Press the In-start Key on the ADJ remote after at least 1 min of signal reception. Then, select 7. External ADC -> 1. COMP 1080p on the menu. Press enter key. The adjustment will start automatically. 5) If ADC calibration is successful, “ADC RGB Success” is displayed. If ADC calibration is failure, “ADC RGB Fail” is displayed. 6) If ADC calibration is failure, after recheck ADC pattern or condition retry calibration Error message refer to 5). (2) ADC 1920*1080 RGB 1) Check connected condition of Component & RGB cable to the equipment. 2) Give a 1920*1080 Mode, 100 % Horizontal Color Bar Pattern to RGB port. (MSPG-925 Series -> model: 126 , pattern: 65 ) 3) Change input mode as RGB and picture mode as “Standard”. 4) Press the In-start Key on the ADJ remote after at least 1 min of signal reception. Then, select 7. External ADC -> 1. COMP 1080p on the menu. Press enter key. The adjustment will start automatically. 5) If ADC calibration is successful, “ADC RGB Success” is displayed. If ADC calibration is failure, “ADC RGB Fail” is displayed. 6) If ADC calibration is failure, after recheck ADC pattern or condition retry calibration Error message refer to 5). LGE Internal Use Only
* Detail EDID Options are below ⓐ Product ID
4.2. EDID(The Extended Display Identification Data)/DDC(Display Data Channel) download (1) Overview It is a VESA regulation. A PC or a MNT will display an optimal resolution through information sharing without any necessity of user input. It is a realization of “Plug and Play”.
MODEL
HEX
EDID Table
DDC Fuction
FHD
0001
01 00
Analog/Digital
ⓑ Serial No: Controlled on production line. ⓒ Week, Year: Fixed as S/W released day(same as MES data) ex) Week : 0x02(2), Year 0x13(2009) ⓓ Model Name(Hex):
(2) Equipment - Adjust remote control - Since embedded EDID data is used, EDID download JIG, HDMI cable and D-sub cable are not need.
MODEL All
(3) Download method 1) Press Adj. key on the Adj. R/C, then select “10.EDID D/L”, By pressing Enter key, enter EDID D/L menu. 2) Select [Start] button by pressing Enter key, HDMI1 / HDMI2 / HDMI3 / HDMI4 / RGB are Writing and display OK or NG.
Model name(HX) 00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20
ⓔ Checksum: Changeable by total EDID data. ⓕ Vendor Specific(HDMI) INPUT
MODEL NAME(HEX)
HDMI1
67 03 0C 00 10 00 B8 2D
For Analog EDID
For HDMI EDID
HDMI2
67 03 0C 00 20 00 B8 2D
D-sub to D-sub
DVI-D to HDMI or HDMI to HDMI
HDMI3
67 03 0C 00 30 00 B8 2D
HDMI4
67 03 0C 00 40 00 B8 2D
HDMI5
67 03 0C 00 50 00 B8 2D
4.3. White Balance Adjustment 4.3.1 Overview (1) W/B adj. Objective & How-it-works (2) Objective: To reduce each Panel’s W/B deviation (3) How-it-works : When R/G/B gain in the OSD is at 192, it means the panel is at its Full Dynamic Range. In order to prevent saturation of Full Dynamic range and data, one of R/G/B is fixed at 192, and the other two is lowered to find the desired value. (4) Adj. condition : normal temperature 1) Surrounding Temperature : 25 ºC ± 5 ºC 2) Warm-up time: About 5 Min 3) Surrounding Humidity : 20 % ~ 80 %
(4) EDID DATA A HDMI 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x00 00
FF ⓒ
0x01 0x02 09
48
ⓐ
ⓑ
FF
FF
FF
FF
FF
00
1E
6D
01
03
80
73
41
78
0A
CF
74
A3
57
4C
B0
23
4C
A1
08
00
81
80
61
40
45
40
31
40
01
01 2C
0x03 01
01
01
01
01
01
02
3A
80
18
71
38
2D
40
58
0x04 45
00
7E
8A
42
00
00
1E
01
1D
00
72
51
D0
1E
20
0x05 6E
28
55
00
7E
8A
42
00
00
1E
00
00
00
FD
00
3A
0x06 3E
1E
53
10
00
0A
20
20
20
20
20
20 03
ⓓ
ⓓ
0x07 0x00 02
03
26
F1
4E
10
1F
84
13
05
14
0x01 22
15
01
26
15
07
50
09
57
07
67
E3
05
03
01
01
1D
80
18
71
ⓕ
0x02
02
12
01
ⓔ
20
21 2C
1C
16
20
58
0x03 25
00
7E
8A
42
00
00
9E
01
1D
00
80
51
D0
0C
20
0x04 40
80
35
00
7E
8A
42
00
00
1E
02
3A
80
18
71
38
0x05 2D
40
58
2C
45
00
7E
8A
42
00
00
1E
66
21
50
B0
0x06 51
00
1B
30
40
70
36
00
7E
8A
42
00
00
1E
00
00
0x07 00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
ⓔ
A
4.3.2 Equipment 1) Color Analyzer: CA-210 (LED Module : CH 14) 2) Adj. Computer(During auto adj., RS-232C protocol is needed) 3) Adjust Remocon 4) Video Signal Generator MSPG-925F 720p/216-Gray (Model:217, Pattern:78) -> Only when internal pattern is not available
ⓕ
RGB
A
Color Analyzer Matrix should be calibrated using CS-1000
0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x00 00 0x01
FF ⓒ
FF
FF
FF
FF
FF
00
1E
6D
01
03
68
73
41
78
0A
CF
ⓐ 74
4.3.3. Equipment connection MAP
ⓑ A3
57
4C
B0
23
0x02 09
48
4C
A1
08
00
81
80
61
40
45
40
31
40
01
01
0x03 01
01
01
01
01
01
02
3A
80
18
71
38
2D
40
58
2C
0x04 45
00
7E
8A
42
00
00
1E
01
1D
00
72
51
D0
1E
20
0x05 6E
28
55
00
7E
8A
42
00
00
1E
00
00
00
FD
00
3A
0x06 3E
1E
53
10
00
0A
20
20
20
20
20
20
RS -232C
Probe
Co m p ut er RS -232C
RS -232C
ⓓ
ⓓ
0x07
Co lo r Analyzer
00
Pat t ern Generat o r
ⓔ Signal Source
* If TV internal pattern is used, not needed
Item
Condition
Data(Hex)
Manufacturer ID
GSM
1E6D
Version
Digital : 1
01
Revision
Digital : 3
03
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 10 -
LGE Internal Use Only
4.3.4. Adj. Command (Protocol)
4.3.5. Adj. method
<Command Format> LEN
CMD
VAL
(1) Auto adj. method 1) Set TV in adj. mode using POWER ON key. 2) Zero calibrate probe then place it on the center of the Display. 3) Connect Cable (RS-232C) 4) Select mode in adj. Program and begin adjustment. 5) When adj. is complete (OK Sing), check adj. status pre mode. (Warm, Medium, Cool) 6) Remove probe and RS-232C cable to complete adj.
CS
- LEN: Number of Data Byte to be sent - CMD: Command - VAL: FOS Data value - CS: Checksum of sent data - A: Acknowledge Ex) [Send: JA_00_DD] / [Ack: A_00_okDDX] A
RS-232C Command used during auto-adj.
RS-232C COMMAND
A
Explanation
[CMD
ID
DATA]
wb
00
00
wb
00
10
Gain adj.(internal white pattern)
wb
00
1f
Gain adj. completed
wb
00
20
Offset adj.(internal white pattern)
wb
00
2f
Offset adj. completed
wb
00
ff
End White Balance adj.(Internal pattern disappears)
(2) Manual adj. method 1) Set TV in Adj. mode using POWER ON 2) Zero Calibrate the probe of Color Analyzer, then place it on the center of LCD module within 10cm of the surface. 3) Press ADJ key -> EZ adjust using adj. R/C -> 7. WhiteBalance then press the cursor to the right (KEY G). (When KEY(G) is pressed 216 Gray internal pattern will be displayed) 4) One of R Gain / G Gain / B Gain should be fixed at 192, and the rest will be lowered to meet the desired value. 5) Adj. is performed in COOL, MEDIUM, WARM 3 modes of color temperature.
Begin White Balance adj.
Ex) wb 00 00 -> Begin white balance auto-adj. wb 00 10 -> Gain adj. ja 00 ff -> Adj. data jb 00 c0 ... ... wb 00 1f -> Gain adj. completed *(wb 00 20(start), wb 00 2f(end)) -> Off-set adj. wb 00 ff -> End white balance auto-adj. A
W/B Adj. must begin as start command “wb 00 00” , and finish as end command “wb 00 ff”, and Adj. offset if need.
A
If internal pattern is not available, use RF input. In EZ Adj. menu 7.White Balance, you can select one of 2 Test-pattern: ON, OFF. Default is inner(ON). By selecting OFF, you can adjust using RF signal in 216 Gray pattern.
A
Adj. condition and cautionary items 1) Lighting condition in surrounding area Surrounding lighting should be lower 10 lux. Try to isolate adj. area into dark surrounding. 2) Probe location : Color Analyzer (CA-210) probe should be within 10 cm and perpendicular of the module surface (80° ~ 100°) 3) Aging time - After Aging Start, Keep the Power ON status during 5 Minutes. - In case of LCD, Back-light on should be checked using no signal or Full-white pattern.
Adj. Map ITEM
Command
Data Range
Default
(Hex.)
(Decimal)
(lower case ASCII)
Cool
Cmd 1
Cmd 2
Min
Max
R-Gain
j
g
00
C0
G-Gain
j
h
00
C0
B-Gain
j
i
00
C0
R-Gain
j
a
00
C0
G-Gain
j
b
00
C0
B-Gain
j
c
00
C0
R-Gain
j
d
00
C0
G-Gain
j
e
00
C0
B-Gain
j
f
00
C0
R-Cut G-Cut B-Cut Medium
R-Cut G-Cut B-Cut Warm
R-Cut G-Cut
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 11 -
LGE Internal Use Only
4.3.6. Reference (White Balance Adj. coordinate and temperature) A A
Luminance : 216 Gray Standard color coordinate and temperature using CS-1000 (over 66cm(26 inch))
Mode
Color Coordination x
y
COOL
0.269
MEDIUM WARM A
Temp
∆UV
0.273
13000 K
0.0000
0.285
0.293
9300 K
0.0000
0.313
0.329
6500 K
0.0000
4.5. Option selection per country
Standard color coordinate and temperature using CA-210 (CH 14)
Mode
Color Coordination x
Temp
∆UV
COOL
0.269 ± 0.002
0.273 ± 0.002 13000 K
0.0000
0.285 ± 0.002
0.293 ± 0.002
9300 K
0.0000
WARM
0.313 ± 0.002
0.329 ± 0.002
6500 K
0.0000
▪ Standard color coordinate and temperature using CA-210(CH-14) – by aging time
4.8. Tool Option selection - Method : Press Adj. key on the Adj. R/C, then select Tool option.
1) Edge / IOP LED Models GP2
Aging time (Min)
Cool
Medium
(1) Overview - Option selection is only done for models in Non-USA North America due to rating. - Applied model: LC03E Chassis applied None USA model (CHINA, HONGKONG) (2) Method 1) Press ADJ key on the Adj. R/C, then select Country Group Menu 2) Depending on destination, select KR or US, then on the lower Country option, select US, CA, MX. Selection is done using +, - KEY.
y
MEDIUM
Step 4) Confirm that R/G/B value is lower than 10 of the “Raw Data (Sensor data, Back light)”. If after 6 seconds, R/G/B value is not lower than 10, replace Eye Q II sensor. Step 5) Remove your hand from the Eye Q II sensor and wait for 6 seconds. Step 6) Confirm that “ok” pop up. If change is not seen, replace Eye Q II sensor.
MODEL
Warm
x
y
x
y
x
y
269
273
285
293
313
329
1
0-2
280
291
296
311
319
340
2
3-5
278
288
294
308
317
338
3
6-9
276
285
292
305
315
335
4
10-19
274
282
290
302
313
332
5
20-35
273
279
289
299
312
329
6
36-49
270
276
287
296
310
326
7
50-79
269
273
286
293
308
323
8
Over 80
269
273
285
293
308
323
47LE85**
Tool 1 33088
Tool 2 32023
Tool 3 64572
Tool 4 14764
Tool 5 2995
4.9. Ship-out mode check(In-stop) After final inspection, press IN-STOP key of the Adj. R/C and check that the unit goes to Stand-by mode. After final inspection, Always turn on the Mechanical S/W.
5. GND and Internal Pressure check
4.3.7 Local Dimming Inspection
Edge LED models with local dimming
5.1. Method
1) Press ‘TILT” key of the Adj. R/C and check moving patterns. The black bar patterns moves from left to right.If local dimming function does not work, a whole screen shows full white.
4.3.8 IOP LED models with local dimming Press ‘TILT” key of the Adj. R/C and check moving patterns. The black cross-bar patterns moves from top-left to Bottom-right. If local dimming function does not work, a whole screen shows full white.
1) GND & Internal Pressure auto-check preparation - Check that Power Cord is fully inserted to the SET. (If loose, re-insert) 2) Perform GND & Internal Pressure auto-check - Unit fully inserted Power cord, Antenna cable and A/V arrive to the auto-check process. - Connect D-terminal to AV JACK TESTER - Auto CONTROLLER(GWS103-4) ON - Perform GND TEST - If NG, Buzzer will sound to inform the operator. - If OK, changeover to I/P check automatically. (Remove CORD, A/V form AV JACK BOX) - Perform I/P test - If NG, Buzzer will sound to inform the operator. - If OK, Good lamp will lit up and the stopper will allow the pallet to move on to next process.
5.2. Checkpoint • TEST voltage - GND: 1.5 KV / min at 100 mA - SIGNAL: 3 KV / min at 100 mA • TEST time: 1 second • TEST POINT - GND TEST = POWER CORD GND & SIGNAL CABLE METAL GND - Internal Pressure TEST = POWER CORD GND & LIVE & NEUTRAL • LEAKAGE CURRENT: At 0.5 mArms
4.4. EYE-Q function check
Step 1) Turn on TV Step 2) Press EYE key of Adj. R/C Step 3) Cover the Eye Q II sensor on the front of the using your hand and wait for 6 seconds
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 12 -
LGE Internal Use Only
6. Audio No. 1.
Item Audio practical max
Min. Typ. Max. Unit 9.0
10.0 12.0
W
Output, L/R (Distortion=10 %
EQ Off AVL Off
8.5
8.9
9.8 Vrms Clear Voice Off
max Output) 2.
Speaker (8 Ω
10.0 15.0
Impedance)
W
EQ On AVL On Clear Voice On
Measurement condition: 1. RF input: Mono, 1 KHz sine wave signal, 100 % Modulation 2. CVBS, Component: 1 KHz sine wave signal 0.4 Vrms 3. RGB PC: 1 KHz sine wave signal 0.7 Vrms
7. USB S/W download (option, service only) 1) Put the USB Stick to the USB socket 2) Automatically detecting update file in USB Stick - If your downloaded program version in USB Stick is Low, it didn’t work. But your downloaded version is High, USB data is automatically detecting 3) Show the message “Copying files from memory”
4) Updating is starting.
5) Updating Completed, The TV will restart automatically 6) If your TV is turned on, check your updated version and Tool option. (explain the Tool option, next stage) * If downloading version is more high than your TV have, TV can lost all channel data. In this case, you have to channel recover. if all channel data is cleared, you didn’t have a DTV/ATV test on production line. * After downloading, have to adjust TOOL OPTION again. 1) Push "IN-START" key in service remote control. 2) Select "Tool Option 1" and Push “OK” button. 3) Punch in the number. (Each model has their number.)
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 13 -
LGE Internal Use Only
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 14 -
JACK PACK at SIDE
HDMI4 USB
RS-232C (Ctrl./SVC)
Digital Audio (Optic)
HDMI 3
HDMI 2
HDMI 1
Audio L/R (for RGB)
D-sub RGB
Component 2
Component 1
AV
Channel Browser부
8
656
Buffer
Video dec. TW9910
TU_CVBS
CI
TS_ Parallel
TS_ Serial
Main tuner (NIM,LG3911)
Sub tuner (NIM,LG3911)
JACK PACK at REAR
2 RF In
2 RF In
TU_CVBS SIF
SOP
DP/DM/ +5V
CVBS, L/R
MAX3232
SPDIF
4x1 HDMI Switch TDA9996
Audio L/R
RGB/H/V
Y Pb Pr, L/R
Y Pb Pr, L/R
CVBS, L/R
CHB IC (LG1140)
CLK Data
RX/TX
(Serial port)
BCM355 PKT0 6
POD2CHIP (Paralell port) Xtal 27MHz
FRC IC (M-star)
IR module
SCL, SDA_3.3V
SCL, SDA_3.3V
I2S
IR
Addr[0…1], CS …
Data [0 … 7]
NAND Flash (512MB)
DDR2 (1Gbit) DDR2 (1Gbit) DDR2 (1Gbit) DDR2 (1Gbit)
MICOM (uPD78F013)
NVRAM
Digital AMP NTP7000
IR
DDR_Data[0:31], DQS, DM …
LVDS
DDR2
BLOCK DIAGRAM
LGE Internal Use Only
Copyright © 2010 LG Electronics. Inc. All rights reserved. Only for training and service purposes
- 15 -
LGE Internal Use Only
D-Demod (LG3911)
0xB2
Video dec. TW9910 CHB IC (LG1140)
0x88 0xF2
0x12 D-Demod (LG3911)
A-Demod (Presco)
0x1C
PLL
0xC0
Sub_Tuner
A-Demod (Presco)
PLL
0x10
0xC2
Main_Tuner
2
2
BCM3556
SCL2/SDA2
SCL0/SDA0
LV1
300
LV2
510
310
560 500
A2
330
511 A22
570
A10
120
580
200
820
810
900
800
830
840
521
540
910
530
400
710 920
EXT IRQ GPIO_00, GPIO_01, GPIO_02, GPIO_11, GPIO_11, GPIO_39
J25
CI_A[6]
F26
CI_A[8]
H28
CI_A[9]
J26
CI_A[13]
H27
CI_A[12]
G26
CI_A[11]
J27 J28
CI_A[10]
22
G24 H26
R122 R117
G27 G28
22 R127
EBI_RW
GAS7-*2
MDS62110205
GAS6-*2
7.5T_GAS
7.5T_GAS
MDS62110205
33 GAS2-*2
7.5T_GAS
MDS62110205
GAS1-*2
7.5T_GAS
/CI_WAIT EBI_WE
MDS62110205
F27
CI_A[7] 22 R116
K23
22
EBI_CS
G25
T26 T27
4.7K
4.7K
NAND_DATA[3]
U26 U27
NAND_DATA[4]
V26
R193
R194
NAND_DATA[5] NAND_DATA[6]
V27 V28
NAND_DATA[7]
T24
NAND_CEb
From wireless_I2C to micom I2C
+3.3V_NORMAL
EBI_ADDR0
GPIO_04
EBI_ADDR5
GPIO_05
EBI_ADDR6
GPIO_06
EBI_ADDR8
GPIO_07
EBI_ADDR9
GPIO_08
EBI_ADDR13
GPIO_09
EBI_ADDR12
GPIO_10
EBI_ADDR11
GPIO_11
EBI_ADDR10
GPIO_12
EBI_ADDR7
GPIO_13
EBI_TAB
GPIO_14
EBI_WE1B
GPIO_15
NAND_ALE
R23
NAND_REb
T23
NAND_CLE
T25
NAND_WEb
R24
NAND_RBb
U25
NAND_ALE
GPIO_31
NAND_REB
GPIO_32
NAND_CLE
GPIO_33
NAND_WEB
GPIO_34
NAND_RBB
GPIO_35
3
A8â&#x20AC;&#x2122;h
4
6
5
OPT
10K R173
VCC
V24
GPIO_38
SF_MOSI
GPIO_39
SF_SCK
GPIO_40
SF_CSB
GPIO_41
N27
R1026
22
R1028
22
C171 8pF OPT
C167 8pF OPT
* I2C MAP
0 WIRELESS
* I2C_1 :
0
* I2C_2 :
WIRELESS
R1041 BB Add.
GPIO_13 GPIO_14
EBI_WE1B
GPIO_15
EBI_CLK_IN
GPIO_16
EBI_CLK_OUT
GPIO_17
EBI_RWB
GPIO_18
EBI_CS0B
GPIO_19
NAND_DATA0
GPIO_22
GPIO_21 NAND_DATA1
GPIO_23
NAND_DATA2
GPIO_24
NAND_DATA3
GPIO_25
NAND_DATA4
GPIO_26
NAND_DATA5
GPIO_27
NAND_DATA6
GPIO_28
NAND_DATA7
GPIO_29
NAND_CS0B
GPIO_30
NAND_ALE
GPIO_31
NAND_REB
GPIO_32
NAND_CLE
GPIO_33
NAND_WEB
GPIO_34 GPIO_35 GPIO_37
SF_MISO
GPIO_38
SF_MOSI
GPIO_39
SF_SCK
GPIO_40
SF_CSB
GPIO_41 GPIO_42 GPIO_43 GPIO_44
EMI C180 100pF 50V
GPIO_45 GPIO_46
C173 22uF 16V
GPIO_47 GPIO_48 GPIO_49 GPIO_50 GPIO_51 GPIO_52 GPIO_53 GPIO_54 GPIO_55
R107
100
G6
R108
100
DTV_ATV_SELECT 5V_HDMI_2
P25
R1033
22
L5
R1046
22
R115
SGPIO_05 SGPIO_06
L26 N25 L25 K27 K28 K24 K26 K25 AA27 AA28 AA26 L1 L3 L2 Y25 Y26 M27 AA25 R25 N28 N27 AH18 P23 M23 AD19 AE19 M4 M5 L23 Y28 Y27 G2 G3 G5 G6 G4 L24 P25 L5 K4 K1 L27 M26 N23 R28 R27 R26 P28 P27 K6 K5 P26 M3 M2 M1 L4 L6 W27 W28 W26 W25 J2 J1 K3 K2
SGPIO_07
15page:CHB_RESET 1.8K For CI
AV_CVBS_DET
R1044
0
SGPIO_04
M_REMOTE_TX 17page : Motion Remocon M_REMOTE_RX 17page : Motion Remocon VREG_CTRL 43page : Bluetooth
M_REMOTE_RX VREG_CTRL TUNER_RESET
G5
SGPIO_01 SGPIO_02 SGPIO_03
CI_OUTCLK /CI_CD2 /CI_IREQ MODEL_OPT_6 MODEL_OPT_3 WIRELESS_DL_RX
N23
R132
22
R28
R1050
100
R161 R133
WIRELESS_DL_TX FE_TS_VAL_ERR
External Demod.
5V_HDMI_3
100 22
5V_HDMI_4 MODEL_OPT_2 SCART1_DET SIDE_COMP_DET
R103 22
0 R129
M3
100 22
R102
M2
22
RF_SWITCH_CTL_CHB RGB_DDC_SCL
R160
FRC_RESET
L6
15page : CHB_SUB_TUNER +3.3V_NORMAL
R187-*1 R184-*1 2.2K 2.2K
RGB_DDC_SDA NON_EU NON_EU
R1049 COMP2_DET
22 R1051 LOCAL DIMMING
L4
SIDE_COMP_DET RF_SWITCH_CTL_CHB
R1052 +3.3V_NORMAL 4.7K
LG5111_RESET HP_DET
LG5111_RESET
W27
SCL0_3.3V
W28
SDA0_3.3V
W26
SCL1_3.3V
W25
SDA1_3.3V
J2
SCL2_3.3V
J1
SDA2_3.3V
K3
SCL3_3.3V
K2
SDA3_3.3V
SGPIO_07
* NAND FLASH MEMORY 4Gbit (512M for BB)
EBI_ADDR7 EBI_TAB
For CI
/CI_CD1
M1
SGPIO_06
GPIO_11 GPIO_12
GPIO_56
BCM_AVC_DEBUG_RX1
P26
SGPIO_05
EBI_ADDR11 EBI_ADDR10
A_DIM
M_REMOTE_TX
K5
SGPIO_04
Boot Strap
100
BCM_AVC_DEBUG_TX1
K6
SGPIO_03
* I2C_3 :
GPIO_08 GPIO_09 GPIO_10
GPIO_36
V23
EPHY_ACTIVITY EPHY_LINK
P27
SGPIO_02
EBI_ADDR9 EBI_ADDR13 EBI_ADDR12
NAND_RBB
V24
5V_HDMI_1
P28
SGPIO_01
GPIO_06 GPIO_07
GPIO_57
R26
GPIO_57
GPIO_03 GPIO_04 GPIO_05
EBI_ADDR6 EBI_ADDR8
SGPIO_00
R27
SGPIO_00 R124
12K HDMI_HPD_1 IR_IN
100
R110
U25
U23
M26
GPIO_56 R123
R109
T25 R24
HDMI_HPD_2 IR_IN
100
R1048
GPIO_01 GPIO_02
EBI_ADDR1 EBI_ADDR0 EBI_ADDR5
W24
1K
R106
R105
L27
GPIO_55
* I2C_0 :
1K
T23
17page : Motion Remocon 56 AUD_MASTER_CLK
K1
GPIO_54
OPT
DD
DD
K4
GPIO_53
SCL2_3.3V
V28 T24 R23
R199
L24
GPIO_52
S
D
WIRELESS_SCL
U27 V26
MODEL_OPT_0
G4
GPIO_51
Q104 FDV301N
T26
V27
BT_MUTE
GPIO_00
EBI_ADDR4 EBI_ADDR2
GPIO_20
CI_MOD_RESET
G3
GPIO_49
OPT
22
R111
N26 EBI_ADDR3
U24 T27
G2
GPIO_48
SDA2_3.3V
K23 G25
U26
L23
GPIO_50
WIRELESS_SDA
G27 G28
SC_RE2
M5
GPIO_47 Q103 FDV301N
G24
SC_RE1
M4
Y27
F27
BCM_TX
AE19
GPIO_46
SDA3_3.3V
H27 G26
H26
AD19
Y28
F26 H28 J26
BCM_RX
M23
GPIO_45 SCL3_3.3V
43page : Bluetooth
J27
P23
GPIO_44
SDA
BT_RESET
J28
AH18
GPIO_43
SCL
H23 J25
N28
GPIO_42
WP
H24
BT_RESET /RST_HUB
R25
G
E2
VSS
7
2
V23
SF_MISO
G
E1
8
1
U23
S
NC
R1032 0
C103 0.1uF
IC102 M24M01-HRMN6TP
D
4.7K
R1025
W24
J23
DSUB_DET
AA25
GPIO_37
IC100-*1 LGE3556CP (C0 3D PIP)
+3.3V_NORMAL
J24
M27
GPIO_36
+3.3V_NORMAL
2.7K
Y26
GPIO_30
NAND_CS0B
3D
R1053
H25
Y25
GPIO_29
3D
17page:M_RFMODULE_RESET
DEMOD_RESET
MODEL_OPT_1
L2
GPIO_28
NAND_DATA7
28page : ISDB Demod
DEMOD_RESET PWM_DIM HDMI_HPD_3
L3
GPIO_27
NAND_DATA6
22
L1
GPIO_26
NAND_DATA5
R1042
1K
R1029
For CI
HDMI_HPD_4
R113
AA26
GPIO_25
NAND_DATA4
22
AA28
GPIO_24
NAND_DATA3
R114
AA27
GPIO_23
NAND_DATA2
CI_5V_CTL 1K
K25
GPIO_22
NAND_DATA1
MODEL_OPT_5
K26
GPIO_21
PWM0 : GPIO_24 PWM1 : GPIO_09
17page : Motion Remocon
DC
SIDE_AV_DET
K24
GPIO_19
NAND_DATA0
INTERRUPT PIN INTERRUPT PIN INTERRUPT PIN
MODEL_OPT_4
K28
GPIO_18
EBI_RWB
ERROR_OUT
K27
GPIO_17
EBI_CLK_OUT
POWER_DET DC
R192
L25
GPIO_16
EBI_CLK_IN
U24
NAND_DATA[0] NAND_DATA[2]
+3.3V_NORMAL
GPIO_03
0
N25
GPIO_20
NAND_DATA[1]
NVRAM
EBI_ADDR1
EBI_CS0B
R140
NAND_DATA[0-7] +3.3V_NORMAL
GPIO_02
GPIO_23 GPIO_25 GPIO_29 GPIO_26
1.2K R170
H23
CI_A[5]
EBI_ADDR2
: : : :
OPT R1047
0
L26
1.2K R171
CI_A[0]
GPIO_01
1.2K R176
H24
GPIO_00
EBI_ADDR4
1.2K R177
CI_A[1]
N26 EBI_ADDR3
1.2K R180
H25
1.2K R183
J24
1.2K R184
J23
CI_A[4] CI_A[2]
EU
GAS7-*1
5.5T_GAS
EBI_CS
CI_A[3]
1.2K R187 EU
MDS62110206
GAS8
GAS9
+3.3V_NORMAL
R1045 4.7K
MDS62110204
GAS6-*1
MDS62110204
5.5T_GAS
GAS2-*1
5.5T_GAS
MDS62110204
SYS_RESETb
GAS1-*1
5.5T_GAS
0
MDS62110204
R1030
SOC_RESET
IR_INT IR1_IN IR2_IN IR_OUT
CI_A[0-13]
OPT
GAS7
MDS62110206 OPT
GAS6
6.5T_GAS
MDS62110206
MDS62110206
GAS5
6.5T_GAS
MDS62110206
GAS4
OPT
GAS3
MDS62110206
NON_3D
IC100 LGE3556C (C0 VERSION)
R1027 10K
+3.3V_NORMAL
OPT
GAS2
MDS62110206 OPT
GAS1
6.5T_GAS
MDS62110206
6.5T_GAS
RESET
MDS62110206
SMD GASKET
Default Res. of all NAND pin is Pull-down +3.3V_NORMAL
+3.3V_NORMAL
2.7K
NAND_DATA[1]
NC_10 CL
NAND_CLE NAND_IO[1] : NAND Block 0 Write (DNS) 0 : Enable Block 0 Write 1 : Disable Block 0 Write
AL
NAND_ALE
W
NAND_WEb NAND_IO[3:2] : NAND ECC (1, DNS) 00 : No ECC 01 : 1 ECC Bit 10 : 4 ECC Bit 11 : 8 ECC Bit
+3.3V_NORMAL
4.7K
R136
NC_11 NC_12
NAND_IO[4] : CPU Endian (0) 0 : Little Endian 1 : Big Endian
NC_13 NC_14
C NAND_IO[6:5] : Xtal Bias Control (1, DNS) 00 : 1.2mA (Fundmental Recommand) 01 : 1.8mA 10 : 2.4mA (3rd over tune Recommand) 11 : 3.0mA
WP
FLASH_WP
B
Q101 KRC103S
NC_15
39
11
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
NC_25 NC_24 +3.3V_NORMAL NC_23
C136
10uF 10V
VDD_2 VSS_2
C115 0.1uF
NC_22 NC_21
I/O3
NAND_DATA[3]
I/O2
NAND_DATA[2]
I/O1
NAND_DATA[1]
I/O0
NAND_DATA[0]
NC_19 NC_18 NC_17
IF_AGC_SEL LNA2_CTL/BOSTER_CTL RF_SWITCH_CTL BT_ON/OFF
NC_20
MODEL_OPT_0
N28
LOW
HIGH URSA3
NON_URSA3
+3.3V_NORMAL
R1012
100
R1019
100
R1024
100
1K
10
NAND_DATA[4]
FRC R1020
40
NAND_DATA[5]
I/O4
MINI_LVDS/NO LOCAL_D R1011 1K
9
I/O5
PIN NO.
PIN NAME
1K
41
NAND_DATA[6]
DDR_512MB R1022 1K
42
8
I/O6
MODEL OPTION
MODEL_OPT_0
MAIN_MINI_LVDS
MAIN_LVDS
R26
DDR-256M
DDR-512M
MODEL_OPT_3
K1
FHD
MODEL_OPT_4
L25
FRC
MODEL_OPT_5
K27
GIP
NON-GIP
MODEL_OPT_6
K4
OLED
NON_OLED
HD NON_FRC
MODEL_OPT_1 MODEL_OPT_3 MODEL_OPT_4 15page:TW_9910_RESET
R130
AA26
MODEL_OPT_2
R181 100 BCM BT MODULE
BT_ON/OFF 43page : Bluetooth /CI_SEL
MODEL_OPT_1 MODEL_OPT_2
22
*MODEL_OPT_0 & MODEL_OPT_4 REFER TO THIS OPTION
MODEL_OPT_5
MODEL_OPT_0 MODEL_OPT_4
MODEL_OPT_6
LOW
LOW
HIGH
LOW
URSA3 Internal
HIGH
HIGH
URSA3 External
LOW
HIGH
PWIZ Pannel T-con with LG FRC
NO_FRC R1018 1K
NC_9 NAND_IO[0] : Flash Select (1) 0 : Boot From Serial Flash 1 : Boot From NAND Flash
7
NAND_DATA[7]
LVDS/LOCAL_D R1014 1K
VSS_1
43
I/O7
FHD R1017
VDD_1
6
NAND_DATA[0-7]
NC_26
1K
R1001 2.7K
44
HD
C114 0.1uF
2.7K
NC_8
5
NC_27
DDR_256MB R1015 1K
R156 2.7K
45
R1021
C116 4700pF
2.7K
4
NC_28
1K
NC_7
46
EXTERNEL FRC/T_CON FRC R1013 1K
E
NAND_CEb
3
NC_29
NO FRC/INTERNER FRC R1010 1K
R
NAND_REb
R1038 2.7K
NAND_CLE
RB
Open Drain
NAND_RBb OPT R1007 2.7K
47
1K
NC_6 R1035 2.7K
48
GIP R1009
R157 OPT
NC_5
NAND FLASH
2
NON_GIP R1023 1K
R1006OPT 2.7K R158 OPT
NAND_ALE
R1003 2.7K
2.7K
NAND_DATA[6] NAND_DATA[7]
NC_4
R1002 OPT 2.7K R1034
NC_3
1
OLED R118
NAND_DATA[5]
R1037OPT 2.7K
OPT R1004 2.7K
NC_2
NON_OLED R119 1K
NAND_DATA[3]
NAND_DATA[4]
2.7K
R169 2.7K 2.7K
NAND_DATA[0-7]
NC_1
NAND_DATA[2] R1039
IC101 NAND04GW3B2DN6E
R1005 2.7K
R1040 OPT 2.7K
2.7K
R1036 OPT 2.7K
OPT R1008 2.7K
R191
NAND_DATA[0]
R134
R1000
NAND_DATA[0-7]
NO FRC
FOR ESD 12V Pattern
NC_16 +12V
E
NAND_IO[7] : MIPS Frequency (DNS) 0 : 405MHz 1 : 378MHz
C178 0.1uF 50V
C179 0.1uF 50V
NAND_ALE : I2C Level (DNS) 0 : 3.3V Switching 1 : 5V Switching NAND_CLE 0 : Enable D2CDIFF AC (DNS) 1 : Disabe D2CDIFF AC
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV) BCM3556 & NAND FLASH
2009.06.18
1
When usding FUNDMENTAl then series R = 0 ohm and CL = 8 pF
IC100 LGE3556C (C0 VERSION)
54MHz X-TAL
When usding Dip-type X-tal then series R = 22 ohm and CL = 12 pF
NON_3D D23
E25
A2.5V
C28
CHIP2POD_MCLKO
LVDS_TX_1_DATA3_N
CHIP2POD_MDO0
LVDS_TX_1_DATA4_P
CHIP2POD_MDO1
LVDS_TX_1_DATA4_N
CHIP2POD_MDO2
LVDS_TX_1_CLK_P
CHIP2POD_MDO3
LVDS_TX_1_CLK_N
CHIP2POD_MDO4
LVDS_PLL_VREG
CHIP2POD_MDO5
LVDS_TX_AVDDC1P2
CHIP2POD_MDO6
LVDS_TX_AVDD2P5_1
CHIP2POD_MDO7
LVDS_TX_AVDD2P5_2
CHIP2POD_MOSTRT
LVDS_TX_AVSS_1
CHIP2POD_MOVAL
LVDS_TX_AVSS_2 LVDS_TX_AVSS_3 LVDS_TX_AVSS_4
AC18 AF20 0.1uF
AG21
LVDS_TX_AVSS_5
VDAC_AVDD1P2
LVDS_TX_AVSS_6
VDAC_AVDD3P3_1
LVDS_TX_AVSS_7
VDAC_AVDD3P3_2
C223
0.1uF
C219
0.1uF
C214
BROAD BAND STUDIO
C212
4.7uF
AG20
VDAC_AVDD2P5
LVDS_TX_AVSS_8 LVDS_TX_AVSS_9 LVDS_TX_AVSS_10
AF19 AD20
R220 : BCM recommened resistor 562 ohm +3.3V_NORMAL R220 P200
C215 0.1uF
TJC2508-4A
AE20 560AH22 AH20
1%
C213 0.01uF
75 R238
R201 1.5K
1
R200 1.5K
C2028 4.7uF
AG19
VDAC_AVSS_1 VDAC_AVSS_3
CLK54_AVDD1P2
VDAC_1
CLK54_AVDD2P5
VDAC_2
CLK54_AVSS CLK54_XTAL_N
VDAC_VREG
CLK54_XTAL_P CLK54_MONITOR
VCXO_AGND_2
R6 R7 T7
A2.5V
T8 R3 U3 L200 BLM18PG121SN1D
T4 T3 R4
0.1uF
4.7uF
R209 3.9K
C201 100pF
0.1uF
BT_DP
0.1uF
43page : Bluetooth
BT_DM
V1
BT_DM
V2
BT_DP
U1
SIDE_USB_DM
U2 T5
C209
C208
C207
R210 120
C203
D3.3V SIDE_USB_DP
The INCM trace ends at the same point where the connector ground connects to the board ground (thru-hole connector pin).
C202
Route INCM between associated left and right signals of same channel
0.1uF
U4 43page : Bluetooth
R5 R235
Place test points, resistors near audio connector. Connect the other side of the resistor to GND as close as possible to the ground connection of the associated audio connector.
R266
R1
2.7K
R2 T2
2.7K
T1
USB_AVSS_1
VCXO_AGND_3
USB_AVSS_2
VCXO_AVDD1P2
USB_AVSS_3
VCXO_PLL_AUDIO_TESTOUT
P5 P3
A2.5V
A1.2V BLM18PG121SN1D L209
BLM18PG121SN1D
EPHY_RDN EPHY_RDP
P2
EPHY_TDN EPHY_TDP
N2
N3 P1 P4
BLM18PG121SN1D
N4 N1
C2018 4.7uF
C2020 0.1uF
L210
C2021 4.7uF
C244 0.1uF 16V
C2026 4.7uF
C247 0.1uF
L212
N5 P7
USB_AVDD1P2PLL USB_AVDD2P5
RESET_OUTB RESETB NMIB
USB_AVDD2P5REF
TMODE_0
USB_AVDD3P3
TMODE_1
USB_RREF
TMODE_2
USB_DM1
TMODE_3
USB_DP1
SPI_S_MISO
USB_DM2
POR_OTP_VDD2P5
USB_DP2
POR_VDD1P2
USB_MONCDR
R204
51
C206
0.015uF
15nF_C0G
041:B5
REAR_AV_R_IN
R214
51
C210
0.015uF
15nF_C0G
EJTAG_TCK
USB_PWRFLT_1
EJTAG_TDI
USB_PWRFLT_2
EJTAG_TDO
USB_PWRON_1
EJTAG_TMS
USB_PWRON_2
EJTAG_TRSTB
002:J6 REAR_AV_LR_INCM COMP2_L_IN
R215
51
C211
0.015uF
15nF_C0G
AH4
COMP2_R_IN
R228
51
C232
0.015uF
15nF_C0G
AG5
R229
51
C220
0.015uF
15nF_C0G
AG6
R230
51
C221
0.015uF
15nF_C0G
AF7
R231
51
C224
0.015uF
15nF_C0G
AH5
R232
51
C225
0.015uF
15nF_C0G
AG7
R233
51
C226
0.015uF
15nF_C0G
AD8
R234
51
C227
0.015uF
15nF_C0G
AF8
SC1_L_IN SC1_R_IN
AE7
SC1_LR_INCM
AE8 0.047uF 47nF_C0G C256
0.047uF 47nF_C0G
0.047uF 47nF_C0G 0.047uF 47nF_C0G C254
C253
C252
0.047uF 47nF_C0G C299
C2027 0.047uF
0
0 R265
C221-*1 C232-*1 C225-*1 C220-*1 C206-*1 C210-*1 C224-*1 C211-*1 C227-*1 C226-*1 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 0.015uF 50V 50V 50V 50V 50V 50V 50V 50V 50V 50V 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J 15nF_U2J
R264
AUDIO IN CAP Replacement of MLCC
0.047uF 47nF_C0G
AH7
C298
PC_LR_INCM 0.047uF 47nF_C0G
002:J7
0.047uF 47nF_C0G
PC_R_IN
47nF_C0G
009:I3
AH6
C296
SIDE_AV_R_IN 002:J6 SIDE_AV_LR_INCM 009:I3 PC_L_IN
C279
041:B5
47nF_C0G
SIDE_AV_L_IN
0.047uF
041:B5 002:J7 041:B5
AG4
COMP2_LR_INCM
C277
002:J6 041:B5
AF6
AH8 AG8 AF5 AB9 AA10 AB10 AA11 C222 0.1uF
AB11 AC8 AE5
PLACE NEAR BCM CHIP
C1 F3 C4 A5 E5
Near Q1705
C258
0.1uF
C2019
0.1uF
C261
0.1uF
TU_CVBS_INCM 003:A3
Run Along TUNER_CVBS_IF_P Trace
E6 D7 E7 F7 G7
SC1_RGB_INCM 003:A4
Near J1500
A1.2V
H7
Run Along SC1_R,SC_G,SC_B Trace A2.5V
AD28 AD26 AC26 AC27 AE25
54MHz_XTAL_N
002:I1
54MHz_XTAL_P
002:I2
REAR_AV_CVBS_INCM 003:A3
Y23
Near J1603 A1.2V
C262
0.1uF
C2015
0.1uF
C2016
0.1uF
C264
0.1uF
COMP2_VID_INCM
Run Along COMP_Y_IN,COMP_Pr_IN,COMP_Pb_IN Trace
AB24 AC24
L203 BLM18PG121SN1D
AF25 AF24
C235 4.7uF
C233 0.1uF
F6
V25 AH3
R_VID_INCM 003:A5
Run Along DSUB_R Trace +3.3V_NORMAL
A2.5V
J4 J3
Near P1600
R221
J5 J6
SYS_RESETb 001:A6;001:B7
4.7K
N24
E_TCK E_TDI
L211 BLM18PG121SN1D
G_VID_INCM 003:A5
Run Along DSUB_G Trace
E_TDO C231 10uF
A1.2V
C234 0.1uF
AB8
H3
E_TMS
H2
Run Along DSUB_B Trace +3.3V_NORMAL E_TCK E_TDI OPT R224 2.7K E_TMS
E_TDO
H1 1K R249
G1
B_VID_INCM 003:A5
OPT R225 2.7K C2011
H6
Near J1500
0.1uF SC1_CVBS_INCM 003:A3
Run Along SC1_CVBS_IN Trace
H5
EJTAG_CE1 EPHY_VREF EPHY_RDAC
A1.2V L204 BLM18PG121SN1D
AB26
EPHY_RDN
PLL_MAIN_AVDD1P2
EPHY_RDP
PLL_MAIN_AGND
EPHY_TDN
PLL_MAIN_MIPS_EREF_TESTOUT
EPHY_TDP
PLL_RAP_AVD_TESTOUT
EPHY_AVDD1P2
PLL_RAP_AVD_AVDD1P2
EPHY_AVDD2P5
PLL_RAP_AVD_AGND
EPHY_AGND_1 EPHY_AGND_2
2.7K
R227 2.7K
AB27 M6 N6
R240 A1.2V L207 BLM18PG121SN1D
390 OPT
C2023
Near J1501
0.1uF
SIDE_AV_CVBS_INCM 003:A3
Run Along SC2_CVBS_IN Trace
N7
AA24 BYP_CPU_CLK BYP_DS_CLK BYP_SYS175_CLK
AUDMX_LEFT1
R226
AC25
EPHY_PLL_VDD1P2
AE6 AD7
F2
H4
USB_MONPLL
BYP_SYS216_CLK REAR_AV_L_IN
VIDEO INCM
F4
P24
USB_AVDD1P2
EPHY_AGND_3
041:B5
A1.2V A2.5V
013:E7;035:AK13
+3.3V_NORMAL
USB_AVSS_5
P6 1K R219
LVDS_TX_0_CLK_P
OPT
C228 10uF
USB_AVSS_4
EJTAG_CE0 R218 240
D4
AA23 VCXO_AGND_1
T6
D3
BSC_S_SCL BSC_S_SDA
A1.2V
LVDS_TX_0_DATA0_P013:E7;035:AK11 LVDS_TX_0_CLK_N 013:E7;035:AK13
PM_OVERRIDE
3
A3.3V
12pF C229
LVDS_TX_0_DATA0_N013:E7;035:AK11
E4
F1
22 R211
LVDS_TX_0_DATA1_P013:E7;035:AK11
E3
AD27
VDAC_RBIAS
M25
4
LVDS_TX_0_DATA1_N013:E7;035:AK12
E2
VDAC_AVSS_2
AH21
M24
LVDS_TX_0_DATA2_P013:F7;035:AK12
E1
LVDS_TX_AVSS_11
DTV/MNT_V_OUT
2
LVDS_TX_0_DATA2_N013:F7;035:AK12
D2
F5
2
LVDS_TX_1_DATA3_P
3
POD2CHIP_MIVAL
LVDS_TX_0_DATA3_P013:F7;035:AK14
D1
X903 54MHz
LVDS_TX_1_DATA2_N
LVDS_TX_0_DATA3_N013:F7;035:AK14
C3
1
LVDS_TX_1_DATA2_P
POD2CHIP_MISTRT
0
L202 BLM18PG121SN1D
R237
R236
0
A28
LVDS_TX_1_DATA1_N
POD2CHIP_MDI7
C2
R250 34
F23
POD2CHIP_MDI6
54MHz_XTAL_P
LVDS_TX_0_DATA4_P013:F7;035:AK14
R251 34
F24
LVDS_TX_1_DATA1_P
54MHz_XTAL_N
013:E7;035:AK18
LVDS_TX_0_DATA4_N013:F7;035:AK15
R248 34
A27
POD2CHIP_MDI5
LVDS_TX_1_CLK_P
B2
R244 34
B27
LVDS_TX_1_DATA0_N
R245 34
B28
LVDS_TX_1_DATA0_P
POD2CHIP_MDI4
B1
R247 34
C26
POD2CHIP_MDI3
LVDS_TX_1_DATA0_P013:E7;035:AK16 LVDS_TX_1_CLK_N 013:E7;035:AK18
B5
R246 34
C27
LVDS_TX_0_CLK_N
R260 34
F25
POD2CHIP_MDI2
LVDS_TX_1_DATA0_N013:E7;035:AK16
R261 34
E24
LVDS_TX_0_CLK_P
OPT1K R2315
E23
CI_OUTVALID
POD2CHIP_MDI1
LVDS_TX_1_DATA1_P013:E7;035:AK16
C5
OPT1K R2312
CI_OUTSTART
LVDS_TX_0_DATA4_N
D6
OPT1K R2313 OPT1K R2314
CI_OUTDATA[6] D27 CI_OUTDATA[7] D26
POD2CHIP_MDI0
LVDS_TX_1_DATA1_N013:E7;035:AK17
D5
4.7uF
CI_OUTDATA[4] E26 CI_OUTDATA[5] D28
LVDS_TX_0_DATA4_P
A2
0.1uF C240
CI_OUTDATA[2] C25 CI_OUTDATA[3] E27
POD2CHIP_MCLKI
LVDS_TX_1_DATA2_P013:E7;035:AK17
A1
C251
CI_OUTDATA[0] D25 CI_OUTDATA[1] D24
A3.3V A1.2V
LVDS_TX_0_DATA3_N
G23
LVDS_TX_1_DATA2_N013:E7;035:AK17
C257
LVDS_TX_0_DATA2_N LVDS_TX_0_DATA3_P
CI_A[14]
C230 12pF
22 R212
LVDS_TX_1_DATA3_P013:E7;035:AK19
L208
RMX0_SYNC
CI_OUTDATA[0-7],CI_OUTSTART,CI_OUTVALID 045:V14
LVDS_TX_1_DATA3_N013:E7;035:AK19
A3
1008LS-272XJLC 33pF
LVDS_TX_0_DATA2_P
B3
R243 604
RMX0_DATA
LVDS_TX_1_DATA4_P013:E7;035:AK19
B6
0.1uF
LVDS_TX_0_DATA1_N
C6
C237
TP4023
RMX0_CLK
LVDS_TX_1_DATA4_N013:E7;035:AK20
A4
4.7uF
A26
LVDS_TX_0_DATA1_P
C236 0.1uF
TP4022
LVDS_TX_0_DATA0_N
PKT0_SYNC
C239 0.1uF C242 4.7uF C295 0.1uF C2013 4.7uF
B25
LVDS_TX_0_DATA0_P
PKT0_DATA
C2012 0.1uF
A25 TP4021
B4 PKT0_CLK
C241
B26
0.1uF
C24
FE_TS_SYNC
C238
FE_TS_DATA_CLK FE_TS_SERIAL
Y24 AE24
1K
R222
AD25
1K
R262
TP is Necessory
AUDIO INCM
AUDMX_RIGHT1 AUDMX_INCM1
PLACE NEAR BCM CHIP
AUDMX_LEFT2 AUDMX_RIGHT2 AUDMX_INCM2
PLACE NEAR Jacks
AUDMX_LEFT3
5.1
AUDMX_RIGHT3 AUDMX_INCM3
Near J1501
R256
Route Between SC2_L_IN & SC2_R_IN
AUDMX_LEFT4
0.15uF C2014
AUDMX_RIGHT4
SIDE_AV_LR_INCM 002:C6 0.47uF C271
AUDMX_INCM4 5.1
AUDMX_LEFT5 AUDMX_RIGHT5
Near J1600
AUDMX_INCM5
002:C6 REAR_AV_LR_INCM R258
Route Between AV1_L_IN & AV1_R_IN
AUDMX_LEFT6
0.15uF C2024
0.47uF C2017
AUDMX_RIGHT6 AUDMX_INCM6 AUDMX_AVSS_1 5.1
AUDMX_AVSS_2 AUDMX_AVSS_3 AUDMX_AVSS_4
Near J1603
R259
Route Between COMP1_L_IN & COMP1_R_IN
0.15uF C265
Route Between SC1_L_IN & SC1_R_IN
0.15uF C2022
AUDMX_AVSS_5
COMP2_LR_INCM 002:C6 C2025 0.47uF
AUDMX_AVSS_6 AUDMX_LDO_CAP AUDMX_AVDD2P5 5.1
Near J1500
C2027-*1 C277-*1 C296-*1 C256-*1 C279-*1 C252-*1 C253-*1 C254-*1 C299-*1 C298-*1 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 350V 350V 350V 350V 350V 350V 350V 350V 350V 350V 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T 47nF_X7T
R257
A2.5V
C217 10uF
SC1_LR_INCM 002:C6 0.47uF C270
5.1
Near J1602
R252
Route Between PC_L_IN & PC_R_IN
0.15uF C269
PC_LR_INCM 002:C6 0.47uF C2010
Near Q1704 TU_SIF_INCM
Route Along With TUNER_SIF_IF_N
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV) BCM3556 AUD_IN/LVDS
003:A3
2009.06.18
2
D1.2V
Place here for common circuit with ATSC +1.8V_AMP
+1.8V_HDMI
+3.3V_NORMAL
L111 BLM18PG121SN1D
A3.3V
L112 CIC21J501NE
C249 4.7uF
C243 0.1uF
C250 1000pF
C382 0.01uF
C380 10uF
C381 0.1uF
C379 10uF
C286 33uF
C287 100uF
C383 1000pF
C246 0.01uF
C376 4.7uF
C378 0.1uF
C259 1000pF
C366 0.1uF
C374 0.01uF
C266 4.7uF
AE26 AE28
TU_IF_P_1
C172 4.7uF
C113 0.1uF L103
A1.2V TU_IF_N_1
C119 0.1uF
BLM18PG121SN1D A1.2V
AE27 AD24
C144 0.1uF
AB19 AB25
C122 4.7uF
EDSAFE_AVSS_2
I2S_DATA_OUT
EDSAFE_AVSS_3
I2S_LR_IN
EDSAFE_AVSS_4
I2S_LR_OUT
EDSAFE_AVSS_5
AUD_LEFT0_N
EDSAFE_AVDD2P5
AUD_LEFT0_P
EDSAFE_DVDD1P2
AUD_AVDD2P5_0
EDSAFE_IF_N
AUD_AVSS_0_1
EDSAFE_IF_P
AUD_AVSS_0_2
PLL_DS_AGND
AUD_AVSS_0_3
PLL_DS_AVDD1P2
AUD_AVSS_0_4
PLL_DS_TESTOUT
AUD_AVSS_0_5 AUD_RIGHT0_N
A2.5V
AUD_RIGHT0_P
AB18 C112 0.1uF
C111 0.1uF
BLM18PG121SN1D
AC17
L105 C117 1000pF
AB17
C123 0.01uF
L104 C120 1000pF BLM18PG121SN1D
AD14 AD16 AB15 AC15 AD13
C118 0.01uF
AE13 AC13
DSUB
AB14 DSUB_R
AC14
R_VID_INCM DSUB_G
AC12
G_VID_INCM DSUB_B
AB13
AD12 AA14 AC11
B_VID_INCM
AD11 C169 47pF
10 C101 47pF
C127
AE9 AH9
C130
0.1uF
AG15
C131
0.1uF
AE15
0.1uF
AF15 AH15
SIDE COMPONENT
NON_EU
1%
OPT 1% R135 75
SC1_RGB_INCM
0.1uF
C132
75
COMP1_Pr ==> SC1_R COMP1_Pb ==> SC1_B
0.1uF
C129
10
1% NON_EU R313
R138
C128
AG9
EU 0
C105 OPT NON_EU 75 R315
SC1_G
AD10
AF9
NON_EU COMP1_Y ==>
0.1uF
AC10
1%
1%
R312 75
1% R120 82
C104 OPT
R131 75
COMP2_Pb
AB12 C17047pF
1% COMP2_Pr
ONLY USE NON_EU FOR COMP 1
R135-*1
0.1uF
C134
0.1uF
AF16
C135
0.1uF
AH17
82 1%
C174
0.1uF
AG14
C175
0.1uF
AE14
C176
0.1uF
AH10 AG10
1%
1%
R166 75
R167 75
1% R165 82
SIDE_COMP_Y
C177 OPT
SIDE_COMP_Pb SIDE_COMP_INCM
R100 R142 R143 R141
SIDE_COMP_Pb SIDE_COMP_INCM EU_CN R2112
TU_CVBS
5%
12
SC1_CVBS_IN
AF11 AH13 AE12 AF12 C110
0.1uF
AD9
C124
0.1uF
AG11
C125 R2115
0
AH11
62 OPT 62 75 1% EU_CN
R2114
SIDE_AV_CVBS
AE11
62
1% 18 R2113
REAR_AV_CVBS
AE10
NON_EU_CN NON_EU_CN R141-*1 R2112-*1 5% 12
SIDE_COMP_Pr
CVBS
C100
0.1uF 0.1uF
AG12 AF13 AC9
12
TU_CVBS_INCM REAR_AV_CVBS_INCM
AF10 A2.5V
SC1_CVBS_INCM
AH12
A2.5V
AG13 R137 10K
R4020 10K
0.1uF C106
R128 0
AG17 AD15 A1.2V
SC1_ID
OPT
L106 BLM18PG121SN1D R3055 240
R139 12K
C121 0.1uF
C140 4.7uF
AE16 AE17 AB16 AA15 AC16 AG3
12K R4021
120 R3056
TU_SIF_INCM OPT
AUD_LEFT1_N
SD_V5_AVDD2P5
AUD_LEFT1_P AUD_RIGHT1_N
SD_V5_AVSS SD_V1_AVDD1P2
AUD_RIGHT1_P
SD_V1_AVDD2P5
AUD_AVDD2P5_1
SD_V1_AVSS_1
AUD_AVSS_1_1
SD_V1_AVSS_2
AUD_AVSS_1_2
SD_V2_AVDD1P2
AUD_AVSS_1_3
SD_V2_AVDD2P5
C4020 0.1uF
AF4
AUD_LEFT2_N
SD_V2_AVSS_1
AUD_LEFT2_P
SD_V2_AVSS_2
AUD_RIGHT2_N
SD_V2_AVSS_3
AUD_RIGHT2_P
SD_V3_AVDD1P2
AUD_AVDD2P5_2
SD_V3_AVDD2P5
AUD_AVSS_2_1
SD_V3_AVSS_1
AUD_AVSS_2_2
SD_V3_AVSS_2
AUD_SPDIF
SD_V4_AVDD1P2
SPDIF_AVDD2P5
SD_V4_AVDD2P5
SPDIF_AVSS
SD_V4_AVSS
SPDIF_IN_N
SD_R
SPDIF_IN_P
SD_G
C289 0.1uF
C291 10uF
HDMI_RX_0_HTPLG_IN
SD_B
HDMI_RX_0_HTPLG_OUT
SD_INCM_B SD_Y1
HDMI_RX_0_DDC_SCL
SD_PR1
HDMI_RX_0_DDC_SDA
SD_PB1
HDMI_RX_0_RESREF
SD_INCM_COMP1
HDMI_RX_0_CLK_N
SD_Y2
HDMI_RX_0_CLK_P
SD_PR2
HDMI_RX_0_DATA0_N
SD_PB2
HDMI_RX_0_DATA0_P
SD_INCM_COMP2
HDMI_RX_0_DATA1_N
SD_Y3
HDMI_RX_0_DATA1_P
SD_PR3
HDMI_RX_0_DATA2_N
SD_PB3
HDMI_RX_0_DATA2_P
SD_INCM_COMP3
HDMI_RX_0_VDD3P3
SD_L1
HDMI_RX_0_VDD1P2
SD_C1
HDMI_RX_0_VDD2P5
SD_INCM_LC1
HDMI_RX_0_AVSS_1
SD_L2
HDMI_RX_0_AVSS_2
SD_C2
HDMI_RX_0_AVSS_3
SD_INCM_LC2
HDMI_RX_0_AVSS_4
SD_L3
HDMI_RX_0_AVSS_5
SD_C3
HDMI_RX_0_AVSS_6
SD_INCM_LC3
HDMI_RX_0_PLL_AVSS
SD_CVBS1
HDMI_RX_0_PLL_DVDD1P2
SD_CVBS2
HDMI_RX_0_PLL_DVSS
SD_INCM_CVBS1
HDMI_RX_1_CEC_DAT
SD_INCM_CVBS2 HDMI_RX_1_HTPLG_IN SD_INCM_CVBS3 HDMI_RX_1_HTPLG_OUT HDMI_RX_1_DDC_SCL
SD_SIF1
HDMI_RX_1_DDC_SDA
SD_INCM_SIF1
HDMI_RX_1_RESREF
SD_FB
HDMI_RX_1_CLK_N
SD_FS
HDMI_RX_1_CLK_P
SD_FS2
HDMI_RX_1_DATA0_N HDMI_RX_1_DATA0_P PLL_VAFE_AVDD1P2 PLL_VAFE_AVSS HDMI_RX_1_DATA1_N HDMI_RX_1_DATA1_P PLL_VAFE_TESTOUT RGB_HSYNC HDMI_RX_1_DATA2_N HDMI_RX_1_DATA2_P HDMI_RX_1_VDD1P2 HDMI_RX_1_VDD2P5 HDMI_RX_1_AVSS_1
RGB_HSYNC
HDMI_RX_1_AVSS_2
RGB_VSYNC
HDMI_RX_1_AVSS_3 HDMI_RX_1_AVSS_4 HDMI_RX_1_AVSS_5
SC1_FB
HDMI_RX_1_AVSS_6 HDMI_RX_1_AVSS_7
OPT
HDMI_RX_1_AVSS_8 0 R2116
AUD_LRCK HP_LOUT_N
AG26 AH26
HDMI_RX_1_AVSS_9 HDMI_RX_1_PLL_AVSS HDMI_RX_1_PLL_DVDD1P2 HDMI_RX_1_PLL_DVSS
C370 0.1uF
C292 1000pF
C293 0.01uF
C294 0.1uF
C272 0.1uF
C274 0.1uF
C275 0.1uF
C278 4.7uF
C276 0.1uF
C280 4.7uF
C297 4.7uF
C2004 33uF
A2.5V
HP_LOUT_P
AA20
C147 0.01uF
AB21
C155 0.1uF
C162 10uF
AC22
D1.8V
AC23 AD23 AH25
D1.8V
HP_ROUT_N
AG25
HP_ROUT_P
AH23 BT_LOUT_N
AG23
BT_LOUT_P
AG24
C248 1000pF
BT_ROUT_N
AH24
C281 1000pF
C282 1000pF
C283 1000pF
C284 0.01uF
C285 0.01uF
C2005 0.01uF
BT_ROUT_P
AE22 AB20
C148 0.01uF
AC21
C2006 0.01uF
C365 0.1uF 16V
C364 0.1uF 16V
C357 10uF 10V
C363 0.1uF 16V
C356 0.1uF 16V
C348 0.1uF 16V
C320 0.1uF 16V
C318 0.1uF 16V
C319 0.1uF 16V
C304 0.1uF 16V
C163 10uF
C156 0.1uF
AE23 AF21
SCART1_Lout_N
AE21
SCART1_Lout_P
AF22
SCART1_Rout_N
AG22
SCART1_Rout_P
AD21 AC20
C149 0.01uF
AD22
C164 10uF
C157 0.1uF
AH2 SPDIF_OUT
AC6 AE4
C150 0.1uF
AF3
NON_3D +5V_NORMAL
IC100 LGE3556C (C0 VERSION)
AH1
R2036 1K
NON_3D D1.2V
AA6 AA5
R309
10K 0
R307
Y6
0
R308
499
J8
HDMI_CLK+
AD1
K8
C3006 0.1uF 16V
HDMI_CLK-
AC2
L8 M8
HDMI_RX0-
AD2
N8 A3.3V
HDMI_RX0+
AE1
P8
HDMI_RX1-
AE2
R8
HDMI_RX1+
AF1
HDMI_RX2-
AF2
HDMI_RX2+
AD3
BLM18PG121SN1D L109
AA8
A1.2V
H10
H9
A2.5V
H11
AE3
H12
AC3 C145 4.7uF
H13
C160 0.1uF
C153 0.1uF
H14 BLM18PG121SN1D L107
AB6
H15
AG2
H16
AB4
H17
AA7
H18
Y8
H19 C151 0.01uF
C158 1000pF
AC5
C165 10uF
H21 J21
W8
K21
V4 U6 V5
D3.3V
L21 M21 N21 P21 R21 T21
V3 W4 W2
499
A3.3V
R153
U21 V21
OPT
W21
W3 R205 20
Y1 Y2
Y21
VDDC_2
M7
VDDC_3
AB7
VDDC_4
AC7
VDDC_5
G8
VDDC_6
D9
VDDC_7
AA9
VDDC_8
G10
VDDC_9
A11
VDDC_10
L11
VDDC_11
M11
VDDC_12
N11
VDDC_13
P11
VDDC_14
R11
VDDC_15
T11
VDDC_16
U11
VDDC_17
V11
VDDC_18
D12
VDDC_19
G12
VDDC_20
L12
VDDC_21
M12
VDDC_22
N12
VDDC_23
P12
VDDC_24
R12
VDDC_25
T12
VDDC_26
U12
VDDC_27
V12
VDDC_28
L13
VDDC_29
M13
VDDC_30
N13
VDDC_31
P13
VDDC_32
R13
VDDC_33
T13 V13
AH27
AB1
A1.2V
Y3
A2.5V
C2003 0.1uF
L14
AA13
W5
AA18
W1
AA19 C154 0.1uF
E28
C161 0.1uF
U7
L28 U28
FOR ESD
AB28
V7 BLM18PG121SN1D L108
W7 U8 V8
C384 33uF 10V
VDDO_2
P14
VDDO_3
R14
VDDO_4
T14
VDDO_5
U14
VDDO_6
V14
VDDO_7
L15
VDDO_8
M15 P15
A9
V6
G11
AA4
G13 C166 10uF
N14
N15
Y5
C152 0.01uF
VDDO_1
D1.8V
G9
C159 1000pF
M14
AA12
Y4
C146 4.7uF
G14
AGC_VDDO
D3.3V
BLM18PG121SN1D L110
AB2
Y7
L7
U13
AA1
W6
VDDC_1
A3.3V
AA2
U5
K7
H8
HDMI_SDA
R152
AB5
AD6 J7
HDMI_SCL
AC1
AD4
AD5
A2.5V
AB3 AC4
IC100 LGE3556C (C0 VERSION)
A14 G15 G17 A19 G19
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
C369 4.7uF
AF23
AA3
HDMI_RX_1_VDD3P3
R2117 0
AG18
SD_CVBS3 SD_CVBS4
C371 0.01uF
AUD_LRCH
AD18
AG1 HDMI_RX_0_CEC_DAT
SD_INCM_G
RGB_VSYNC
CONNECT NEAR BCM CHIP
AH19
SD_INCM_R
SD_INCM_CVBS4 AF17
SIDE_AV_CVBS_INCM
TU_SIF
AF14 AH14
1%
SIDE_COMP_Pr
AG16
AH16
R196 10 SIDE_COMP_Y
C133
SD_V5_AVDD1P2
C268 1000pF
R2035 0
AG27
TU_IF_N_1 TU_IF_P_1
SC1_RGB(EU)/COMPNENT1[NON_EU]
C267 0.01uF
D1.8V
AUD_SCK
AD17
10K
AF28
AF18
R2039
AF27
I2S_DATA_IN
10K
AF26 A1.2V BLM18PG121SN1D L102
I2S_CLK_OUT
EDSAFE_AVSS_1
10K
TU_IF_AGC_1 TU_IF_AGC_2
I2S_CLK_IN
DS_AGCT_CTL
R310
AB22
A2.5V
DS_AGCI_CTL
R2038
AA21
R2037 OPT 10K
AH28
C216 0.1uF
AE18
AG28
TU_IF_AGC_2
R138-*1
C373 1000pF
C263 4.7uF
IC100 LGE3556C (C0 VERSION)
TU_IF_AGC_1
COMP2_VID_INCM
C375 0.1uF
D3.3V
NON_3D
R195
C377 0.01uF
C2007 0.1uF 16V
26page : TUNER(HALF NIM)
COMP2_Y
C255 1000pF
C245 4.7uF
C290 0.01uF
C288 1000pF
FOR ESD
C2008 0.1uF 16V
COMPONENT
D3.3V
D1.2V
DDRV_1
R15
DDRV_2
T15
DDRV_3
U15
DDRV_4
V15
DDRV_5
A16
DDRV_6
G16
DDRV_7
L16
DDRV_8
M16
DDRV_9
N16
P16 DVSS_1
DVSS_62
DVSS_2
DVSS_63
DVSS_3
DVSS_64
DVSS_4
DVSS_65
DVSS_5
DVSS_66
DVSS_6
DVSS_67
DVSS_7
DVSS_68
DVSS_8
DVSS_69
DVSS_9
DVSS_70
DVSS_10
DVSS_71
DVSS_11
DVSS_72
DVSS_12
DVSS_73
DVSS_13
DVSS_74
DVSS_14
DVSS_75
DVSS_15
DVSS_76
DVSS_16
DVSS_77
DVSS_17
DVSS_78
DVSS_18
DVSS_79
DVSS_19
DVSS_80
DVSS_20
DVSS_81
DVSS_21
DVSS_82
DVSS_22
DVSS_83
DVSS_23
DVSS_84
DVSS_24
DVSS_85
DVSS_25
DVSS_86
DVSS_26
DVSS_87
DVSS_27
DVSS_88
DVSS_28
DVSS_89
DVSS_29
DVSS_90
DVSS_30
DVSS_91
DVSS_31
DVSS_92
DVSS_32
DVSS_93
DVSS_33
DVSS_94
DVSS_34
DVSS_95
DVSS_35
DVSS_96
DVSS_36
DVSS_97
DVSS_37
DVSS_98
DVSS_38
DVSS_99
DVSS_39
DVSS_100
DVSS_40
DVSS_101
DVSS_41
DVSS_102
DVSS_42
DVSS_103
DVSS_43
DVSS_104
DVSS_44
DVSS_105
DVSS_45
DVSS_106
DVSS_46
DVSS_107
DVSS_47
DVSS_108
DVSS_48
DVSS_109
DVSS_49
DVSS_110
DVSS_50
DVSS_111
DVSS_51
DVSS_112
DVSS_52
DVSS_113
DVSS_53
DVSS_114
DVSS_54
DVSS_115
DVSS_55
DVSS_116
DVSS_56
DVSS_117
R16 T16 U16 V16 AA16 D17 L17 M17 N17 P17 R17 T17 U17 V17 AA17 AC19 G18 L18 M18 N18 P18 R18 T18 U18 V18 D20 G20 H20 A21 E21 F21 G21 E22 F22 G22 H22 J22 K22 L22 M22 N22 P22 R22 T22 U22 V22 W22 Y22 AA22 W23 AB23 F28 M28 T28 AC28
DVSS_57 DVSS_58 DVSS_59 DVSS_60 DVSS_61
EUROBBTV BCM3556 VIDEO IN
2009.06.18
3
D1.8V NON_3D
A1.2V
IC100 LGE3556C (C0 VERSION)
DDR1_CLK DDR1_CLKB DDR01_A00 DDR01_A01 DDR01_A02 DDR01_A03 DDR0_A04 DDR0_A05 DDR0_A06 DDR01_A07 DDR01_A08 DDR01_A09 DDR01_A10 DDR01_A11 DDR01_A12 DDR01_A13 DDR1_A04 DDR1_A05 DDR1_A06 DDR01_BA0 DDR01_BA1 DDR01_BA2 DDR01_CASB DDR0_DQ00 DDR0_DQ01 DDR0_DQ02 DDR0_DQ03 DDR0_DQ04 DDR0_DQ05 DDR0_DQ06 DDR0_DQ07 DDR0_DQ08 DDR0_DQ09 DDR0_DQ10 DDR0_DQ11 DDR0_DQ12 DDR0_DQ13 DDR0_DQ14 DDR0_DQ15 DDR1_DQ00 DDR1_DQ01 DDR1_DQ02 DDR1_DQ03 DDR1_DQ04 DDR1_DQ05 DDR1_DQ06 DDR1_DQ07 DDR1_DQ08 DDR1_DQ09 DDR1_DQ10 DDR1_DQ11 DDR1_DQ12 DDR1_DQ13 DDR1_DQ14 DDR1_DQ15 DDR0_DM0 DDR0_DM1 DDR1_DM0 DDR1_DM1 DDR0_DQS0 DDR0_DQS0B DDR0_DQS1 DDR0_DQS1B DDR1_DQS0 DDR1_DQS0B DDR1_DQS1 DDR1_DQS1B DDR01_RASB DDR_VREF0 DDR_VREF1 DDR01_WEB DDR_VDDP1P8_1
R411 OPT
E16
004:A7;004:C4
DDR0_CLK 004:C7;004:C4 DDR0_CLKb 004:C7;004:C4 DDR1_CLK 004:F7;004:F4
C12 A13 A12
004:A7;004:C4
DDR1_CLKb 004:F7;004:F4
E14
DDR01_A[1]
A15
DDR01_A[2]
D15
DDR01_A[3]
E13
DDR0_A[4]
F13
DDR0_A[6]
C14
DDR01_A[7]
B14
DDR01_A[9]
D14
DDR01_A[10]
C13
DDR01_A[11]
D13
DDR01_A[12]
B13
DDR01_A[13]
C15
DDR1_A[5]
D16
DDR1_A[6]
F2
DDR01_RASb
F7
DDR01_CASb
G7
DDR01_WEb
F3 G8
G3 G1
DQ4 RAS CAS WE
DQ5 DQ6
DDR01_BA2
004:A7;004:F4 DDR1_CLKb
D7
DDR0_DQ[2]
DDR01_CKE
D3
DDR0_DQ[3]
E8 F8 F2
CK
DQ0
CK
DQ1
CKE
DQ2 DQ3
D1
DDR0_DQ[4]
D9
DDR0_DQ[5]
DDR01_RASb
F7
B1
DDR0_DQ[6]
DDR01_CASb
G7
B9
DDR0_DQ[7]
DDR01_WEb
F3
DQ7
G8
DQ4 RAS CAS WE
DQ5 DQ6
C8
DDR1_DQ[0]
C2
DDR1_DQ[1]
D7
DDR1_DQ[5]
D3
DDR1_DQ[3]
DDR0_A[4-6] DDR1_A[4-6]
DDR01_A[0] DDR01_A[1]
H3
DDR01_A[2]
H7
DDR01_A[3] DDR0_A[4]
J2
DDR0_A[5]
J3
DDR01_BA2
A17
DDR01_CASb
J8
DDR0_A[6]
J7
DDR01_A[7]
K2
DDR01_A[8]
K8
DDR01_A[9]
K3
A8
DDR0_DQ[0]
B11
DDR0_DQ[1]
B8
DDR0_DQ[2]
DDR01_A[10]
H2
D11
DDR0_DQ[3] DDR0_DQ[4]
DDR01_A[11] DDR01_A[12]
K7
E11 C8
DDR0_DQ[5]
DDR01_A[13]
L8
DDR0_DQ[0-7]
L2
DQS BA0
DQS
BA1
DM/RDQS
NC_1/BA2
NU/RDQS
DDR0_DQS0
A8
DDR0_DQS0b
B3
DDR0_DM0
DDR1_A[4-6]
DDR01_BA1
004:A4 004:A4
G2 G3 G1
DDR01_BA2
DDR1_A[6]
DDR1_DQ[4]
D9
DDR1_DQ[2]
R408
75
B1
DDR1_DQ[6]
DDR01_A[12] R409
75
B9
DDR1_DQ[7]
DDR01_A[9]
DQ7
DDR0_A[4-6]
DDR01_CASb
A0
VDDQ_1
A1
VDDQ_2
A2
VDDQ_3
A3
VDDQ_4
A4
VDDQ_5
A5
VDD_1
A6
VDD_2
A7
VDD_3
A8
DQS BA0
DQS
BA1
DM/RDQS
NC_1/BA2
NU/RDQS
DDR1_DQS0
A8
DDR1_DQS0b
B3
DDR1_A[4]
004:A4
DDR1_DM0
004:A3
DDR01_A[11] DDR01_A[8]
VSSQ_1
A11
VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSS_1
L3
DDR01_A[1]
H3
C3
DDR01_A[2]
H7
DDR01_A[3] DDR1_A[4]
J2
C9 A1
DDR1_A[5]
J3
004:B6;004:F3;004:I7 DDR1_A[4-6]
C7
VSS_2
J8
L1
DDR1_A[6]
J7
E9
DDR01_A[7]
K2
H9
DDR01_A[8]
K8
DDR01_A[9]
K3
DDR01_A[10]
H2
B2
DDR01_A[11]
K7
B8
DDR01_A[12]
L2
D2
DDR01_A[13]
L8
A7
A10/AP A12
DDR01_A[0]
C1
D8
A9 A0
VDDQ_1
A1
VDDQ_2
A2
VDDQ_3
A3
VDDQ_4
A4
VDDQ_5
A5
VDD_1
A6
VDD_2
A7
VDD_3
A8
VSSQ_1
A11
VSSQ_2
A12
VSSQ_3
A13
VSSQ_4 VSS_1
L3
C7
DDR01_WEb
A1
DDR01_CKE DDR01_ODT
L1 E9
R410
DDR_VTT
VSS_2
D8
DDR01_RASb DDR01_A[2]
A3 E3
DDR0_DQ[15]
C18
DDR1_DQ[0]
C20
DDR1_DQ[1]
DDR0_A[5]
A18
DDR1_DQ[2]
DDR0_A[4]
VREF VDDL
D18 E18
DDR1_DQ[7] DDR1_DQ[8]
D21
DDR1_DQ[9]
DDR0_A[6]
DDR1_VREF0
K9
DDR01_A[3]
VSS_4
ODT
C452
VREF VDDL
C463
75 DDR01_BA1 DDR01_A[12] AR406
C466
E7
VSSDL
0.1uF 470pF
B22
DDR1_DQ[14]
E17
470pF 0.1uF
DDR01_A[9]
Close to IC
Close to IC
DDR1_DQ[15]
DDR01_A[13]
DDR0_DM0 004:E6
F19 B10
IC401 NT5TU128M8DE_BD 004:A7;004:C7
DDR0_DQS0 004:E6 DDR0_DQS0b 004:E6 DDR0_DQS1 004:E3
B9 F10 F9
E8 F8
004:A7;004:C7 DDR01_CKE 004:A7;004:C7;004:F7;004:F4
F2
DDR1_DQS0b 004:H6
DDR01_RASb
F7
DDR1_DQS1 004:H3 DDR1_DQS1b 004:H3 DDR01_RASb
DDR01_CASb
G7
DDR01_WEb
F3
C16
CK
DDR0_VREF0 DDR1_VREF0
A7 A23
CK
DQ1
CKE
DQ2
G8
DQ4 RAS
DQ5
CAS
DQ6
WE
DQ7
DDR01_WEb
G3
DQS BA0
DQS
BA1
DM/RDQS
NC_1/BA2
NU/RDQS
DDR01_A[1]
H3
DDR01_A[2]
H7
DDR01_A[3]
J2
DDR0_A[4]
J8
DDR0_A[5]
J3
DDR0_A[6]
J7
DDR01_A[7]
K2 K8
DDR01_A[9]
K3
DDR01_A[10]
H2
DDR01_A[11]
K7
DDR01_A[12]
L2
DDR01_A[13]
L8
A0
VDDQ_1
A1
VDDQ_2
A2
VDDQ_3
A3
VDDQ_4
A4
VDDQ_5
A5
VDD_1
A6
VDD_2
A7
VDD_3
A8
VDD_4
A9 VSSQ_1
A11
VSSQ_2
A12
VSSQ_3
A13
VSSQ_4
10K
R418
NC_2/A14 NC_3/A15
EN
VTTS
DDR0_VREF0 VREF
2
7
6
4
5
F2
DDR0_DQ[15]
CK
DQ0
CK
DQ1
CKE
DQ2 DQ3
D9
DDR0_DQ[11]
DDR01_RASb
F7
B1
DDR0_DQ[10]
DDR01_CASb
G7
DDR01_WEb
F3 G8
DQ4 RAS
DQ5
CAS
DQ6
WE
DQ7
C8
DDR1_DQ[9]
C2
DDR1_DQ[8]
D7
DDR1_DQ[12]
D3
DDR1_DQ[13]
D1
DDR1_DQ[15]
D9
DDR1_DQ[14]
B1
DDR1_DQ[10]
B9
DDR1_DQ[11]
C497 0.1uF C498 0.1uF
SI
B7
DDR0_DQS1
004:A4
A8
DDR0_DQS1b
004:A4
B3
DDR0_DM1
DDR01_BA1
A2
VSS_2 VSS_3
DQS
G2 G3
004:A4
G1
DDR01_BA2
BA0
DQS
BA1
DM/RDQS
NC_1/BA2
NU/RDQS
DDR1_DQS1
A8
DDR1_DQS1b
B3
DDR1_A[4-6] 004:B6;004:F6;004:I7
C3
H8 H3
DDR01_A[2]
H7
DDR01_A[3]
J2
C9
DDR1_A[4]
J8
A1
DDR1_A[5]
J3
L1
DDR1_A[6]
J7
E9
DDR01_A[7]
K2
DDR01_A[8]
K8
DDR01_A[9]
K3
DDR01_A[10]
H2
B2
DDR01_A[11]
K7
B8
DDR01_A[12]
L2
D2
DDR01_A[13]
L8
D8
A9 A0
VDDQ_1
A1
VDDQ_2
A2
VDDQ_3
A3
VDDQ_4
A4
VDDQ_5
A5
VDD_1
A6
VDD_2
A7
VDD_3
A8
VDD_4
A9 VSSQ_1
A11
VSSQ_2
A12
VSSQ_3
A13
VSSQ_4 VSSQ_5 VSS_1
L3
J1
L7
DDR0_VREF0
NC_2/A14 NC_3/A15
VSS_4
C1 C3 C7 C9 A1 L1 E9 H9 A7
A10/AP
A3 E3
004:A3 004:A4
D1.8V DDR01_A[0] DDR01_A[1]
C7
H9
004:A3
DDR1_DM1
A2
DDR01_A[0-3,7-13]
C1
K9
B7
VSS_2 VSS_3
B2 B8 D2 D8 A3 E3 J1 K9
DDR1_VREF0
VSS_4
VTT DDR01_ODT
E2
F9 ODT
VREF VDDL
VTT_IN
VSSDL
E1 E7
DDR01_ODT C450
C453
0.1uF 470pF
E2
F9 ODT
VREF VDDL VSSDL
E1
C464
C467
E7 470pF 0.1uF
VCC
VDDQ
C422 1uF 10V
R417 220
C416 10uF 10V
C420 0.1uF 16V
Close to IC
C418 1uF 10V
Close to IC
0.1uF
3
DDR01_CKE
DDR0_DQ[13]
D1
A7
A10/AP
L3 L7
DDR1_VREF0
DDR0_DQ[12]
D3
A9
H8
VSS_1
D1.8V
C496 0.1uF
DDR1_DQ[8-15]
CS
VSSQ_5
8
D7
D1.8V DDR01_A[0]
D3.3V
1
F8
DDR01_A[0-3,7-13]
1uF
1uF
470pF
470pF
1uF
470pF
470pF
1uF
0.1uF
G1
DDR01_A[8]
GND
DDR1_CLKb
DDR0_DQ[14]
C494 0.1uF
DDR01_BA0 G2
* DDR_VTT
IC404 BD35331F-E2
DDR0_DQ[8]
CS
DDR01_BA2
DDR_VTT
E8
DDR0_DQ[9]
C2
B9
75
004:B5
C8
DDR01_BA0 DDR01_BA1
C17 D1.8V
DQ0
DQ3
E19
0.1uF
C493 0.1uF 75 AR409
DDR1_CLK
C19 D19
IC403 NT5TU128M8DE_BD
DDR0_DQ[8-15]
DDR0_CLK
DDR0_CLKb
DDR0_DQS1b 004:E3 DDR1_DQS0 004:H6
B19
16V
75 AR408
R404
DDR0_DM1 004:E3 DDR1_DM0 004:H6 DDR1_DM1 004:H3
C414
C492 0.1uF
DDR01_A[8]
DDR01_CKE DDR01_ODT
A20
C413 0.1uF 16V
DDR01_A[11]
DDR01_WEb
C10
C415
C484 0.1uF 75 AR407
DDR01_BA2
A10
0.1uF
C483 0.1uF
DDR01_A[10]
E1
DDR1_DQ[11] DDR1_DQ[12] DDR1_DQ[13]
D22
75 AR405
DDR01_A[1] E2
F9
DDR1_DQ[10]
F17
C423 10uF 10V
J1
DDR01_BA0
A22
0
C449
E7
VSSDL
DDR1_DQ[0-7]
DDR1_DQ[8-15]
DDR1_DQ[5] DDR1_DQ[6]
R415
004:A7;004:C5;004:C2;004:F2;004:I4;004:I6 DDR01_ODT
E1
VSS_3
DDR01_A[7]
B20
0
NC_3/A15
E2 ODT
NC_2/A14
C491 0.1uF
DDR01_A[0]
F8
L7
DDR0_VREF0
K9
VSS_4
F9
DDR01_ODT
J1
PI
D2
DDR0_DQ[14]
VSS_3
C421 0.1uF
B8
D10
NC_3/A15
C499 0.1uF 75
B2
DDR0_DQ[13]
NC_2/A14
75 AR404
H9
DDR0_DQ[12]
R414
C495 470pF
DDR01_BA2
C9
DDR0_DQ[11]
L7
C490 0.1uF
75 AR403
A7
A10/AP
VSSQ_5
E3
DDR01_BA0
VDD_4
A9
A3
DDR01_BA1
C3
E8
C7
C489 0.1uF
DDR01_A[10]
C1
F12
DDR1_DQ[3]
C488 0.1uF
75
DDR01_A[13] DDR01_A[3] AR402
D1.8V H8
F11
DDR1_DQ[4]
C487 0.1uF 75 AR401
004:A4
A2
DDR01_A[0-3,7-13]
VDD_4
A9
DDR0_DQ[8-15]
B18
C486 0.1uF
DDR01_A[7] B7
DDR0_DQ[9]
C21
75 AR400
D1
DDR0_DQ[10]
B21
C485 0.1uF
DDR01_A[0]
E9
C419 10uF 10V
C482 0.047uF
DDR01_A[2]
E10
C417 10uF 10V
C481 0.1uF
DDR01_RASb
DDR1_A[5]
004:A4
A2
A9
A13
DDR0_DQ[6]
E20
C480 10uF
SI
DDR01_A[0-3,7-13]
CS B7
D1.8V H8
DDR01_BA0
F18
C479 470pF
C478 0.047uF
C477 0.1uF
C476 10uF
C475 22uF
C474 10uF
C473 10uF
C472 0.1uF
C471 0.047uF
C469 10uF
C470 470pF
C468 0.1uF
C465 0.047uF
C462 470pF
C461 470pF
C460 0.047uF
C459 0.1uF
C458 10uF
C457 470pF
C456 0.047uF
C455 0.1uF
C454 10uF
C451 22uF
C448 10uF
C447 10uF
DDR0_DQ[1]
004:B5 R407 100 1%
DDR01_A[1]
DDR0_A[4-6]
C412 0.1uF 16V
C2
DDR01_A[0-3,7-13]
DDR01_BA1
DDR0_DQ[7]
DQ2
G2
E15
DDR0_DQ[8]
DQ1
DDR01_BA1 DDR01_A[7-13]
B16
D8
CK CKE
DDR0_DQ[0]
DDR01_BA0
F16
C9
DQ0
CS
DDR1_A[4]
F15
F8
C8 CK
DDR01_BA0
DDR01_A[8]
F14
E8
DDR01_A[0-3]
DDR0_A[5]
E12
DDR0_CLKb
DDR1_DQ[0-7]
DDR0_DQ[0-7] 004:B6 004:A7;004:F4 DDR1_CLK R406 100 1%
DQ3
DDR0_A[4-6]
IC402 NT5TU128M8DE_BD
DDR0_CLK
DDR01_CKE
DDR01_A[0]
B15
C406
C411 0.1uF 16V
C446 0.1uF
IC400 NT5TU128M8DE_BD
DDR01_ODT
B12
0.1uF
C425 22uF 10V
C445 0.047uF
DDR_VTT
240 1%
C23
DDR_VDDP1P8_2
C426 22uF 10V
C444 470pF
C443 10uF
C442 0.1uF
DDR01_CKE R412
C11
C441 0.047uF
C440 470pF
0
C22
C410
DDR0_CLK DDR0_CLKB
B17
C400
DDR_EXT_CLK
B23
C401
DDR_COMP DDR01_ODT
F20
C409
DDR01_CKE
C408
DDR_PLL_LDO
C404
B24
C407
DDR_PLL_TEST
C403
0.1uF
B7
C428
DDR_BVSS1
0.1uF
A24
C405
DDR_BVSS0
A6
C402
DDR_BVDD1
C427
DDR_BVDD0
D1.8V
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV)
HONG YEON HYUK DDR Memory
2009.06.18
4
POWER BLOCK IC1403 SC4215ISTRT
+1.2V_TU +3.3V_TU_CHB
NC_1
EN
1
8
2
7
GND
NC_1 R1480 0 1/10W
R1479
ADJ
5.1K VIN C1447 0.1uF 16V
NC_2
3
6
4
5
VO
EN
1
8
2
7
GND
C
5.1K VIN
C1448 0.1uF 16V
R1478 9.1K 1608
C1449 10uF 10V
6
4
5
VO
IC1400 74LVC16244ADGG
NC_2
NC_3 C1428 0.1uF 16V
R1432 9.1K
R2
1608
1A0
MAIN_FE_TS_DATA[0]
C1429 10uF 10V
1A1
MAIN_FE_TS_DATA[1]
GND_8
R2
1A2
MAIN_FE_TS_DATA[2]
1A3
MAIN_FE_TS_DATA[3]
Vo=0.8*(1+R1/R2)
Vo=0.8*(1+R1/R2)
C1415
VCC_4
0.1uF
MAIN_FE_TS_DATA[4]
+3.3V_Normal
2A0 2A1
MAIN_FE_TS_DATA[5]
+3.3V_NORMAL
+12V
+3.3V_TU_CHB GND_7
L1406
IC1402 AOZ1073AIL PGND
1
L1404 CIC21J501NE
+3.3V_TU 2A L1407 3.6uH
LX_2
8
C1419 0.1uF 16V
L1408 CIC21J501NE
3
3A
R1484 10K
R1476 R1477 10uF 10uF 25V 25V
FB
COMP
5
4
1%
R1487 27K POWER_ON/OFF2_2
EN
6
R1492 22uF 10V
R1
C1422 22uF 10V
C1421 0.1uF 16V
C1417 0.1uF 16V
R1497 0.1uF 16V
R1495 0.1uF 16V
2A3
MAIN_FE_TS_DATA_CLK
3A0
MAIN_FE_TS_VAL_ERR
3A1
C1424 22uF 10V
3A2
MAIN_FE_TS_SYNC
3A3 C1416
+3.3V_TU
OPT R1491 100pF 50V
9.1K 2200pF R1481 R1485
2A2
MAIN_FE_TS_DATA[7]
GND_6
1%
AGND
7
R1488 4.7K
2
LX_1
MAIN_FE_TS_DATA[6]
L1402 BLM18PG121SN1D
NR8040T3R6N VIN
+5V_TU
+5V_NORMAL
C1441 C1443 0.1uF 22uF 16V 10V
+5V_TU_CHB
0.1uF
4A1
L1405
1%
R1489 10K
R2
C1423 22uF 10V
VCC_3 4A0
BLM18PG121SN1D C1420 0.1uF 16V
R1437 10K /CI_SEL 001:F8
E
R1
1608
2OE
C1427 0.1uF 16V
NC_3
3
B
Q1406 2SC3875S(ALY)
MAIN_FE_TS_DATA[0-7],MAIN_FE_TS_SYNC,MAIN_FE_TS_VAL_ERR,MAIN_FE_TS_DATA_CLK
R1434 0 1/10W
R1433
ADJ
R1
1608
+3.3V_TU
+1.2V_TU_CHB
4.7K R1440
+3.3V_TU
+3.3V_TU
47K R1435
BUFFER FOR MAIN TS_OUTPUT
IC1401 SC4215ISTRT
C1442 0.1uF 16V
GND_5
C1444 22uF 10V
4A2
C1445 22uF 10V
4A3 3OE
48
1
47
2
46
3
45
4
44
5
43
6
42
7
41
8
40
9
39
10
38
11
37
12
36
13
35
14
34
15
33
16
32
17
31
18
30
19
29
20
28
21
27
22
26
23
25
24
CI_OUTCLK,CI_OUTDATA[0-7],CI_OUTSTART,CI_OUTVALID
1OE 1Y0
AR1401 22
1Y1
CI_OUTDATA[0] CI_OUTDATA[1]
GND_1
CI_OUTDATA[2] 1Y2
CI_OUTDATA[3]
1Y3 C1425
VCC_1
0.1uF
2Y0
AR1402 22
2Y1
CI_OUTDATA[4] CI_OUTDATA[5]
GND_2
CI_OUTDATA[6]
2Y2
CI_OUTDATA[7]
2Y3 3Y0
AR1400 22
3Y1
CI_OUTCLK CI_OUTVALID
GND_3
CI_OUTSTART
3Y2 3Y4 C1426
VCC_2
0.1uF
4Y0 4Y1 GND_4 4Y2 4Y3 4OE
Vout=(1+R1/R2)*0.8
TUNER FOR CHB_CHINA TU1501 C1446 TDFD-C055D [MAIN] 0.1uF
+5V_TU_CHB
R1460
+5V_TU
0
RF_SWITCH_CTL_CHB
16V
TU1502 TDFD-C075D [SUB]
R1448 200
R1446 200
SC1_CVBS_IN
+B1[5V] B C1437 0.1uF 16V
C
C1439 100pF 50V
2
CN_CHB_SUB_NIM
OPT
Q1408 ISA1530AC1
+5V_TU_CHB
E
R1401 0
R1444 75 1%
1
NC[RF_AGC] BST_CTR
+5V_TU_CHB
SCLT[A_DEMOD] CHB_Booster_CTL
3
3
4
4
5
5
6
6
7
7
L1400 BLM18PG121SN1D
close to TUNER
CN_CHB_MAIN_NIM CTR1[SUB]
R1402
RF_SWITCH_CTL
0
R1421
C1402 0.1uF 16V
CTR2[MAIN] +5V_TU
0
E
+B1[5V]
Q1401
R1427
ISA1530AC1 R1424 2.2K
10K
B C
NC[RF_AGC]
C1405 100pF 50V
C1407 0.1uF 16V
R1414
C
0
Q1404 2SC3052
C1414 0.01uF 25V
BST_CTR 33
SCLT[A_DEMOD]
B
R1429 10K
+5V_TU LNA2_CTL/BOSTER_CTL
R1430 470
E
R1431 82 TU_SIF
E
R1418 SCL0_3.3V B
SDAT[A_DEMOD] R1447 200
R1445 200
NC(IF_TP)
TU_CVBS_CHB
close to TUNER
E
0 Q1407 ISA1530AC1
B
R1458
+1.2V_TU_CHB
NC VIDEO
C
C1434 0.1uF 16V
SIF
C1436 100pF 50V
GND 1.2V
+3.3V_TU_CHB
3.3V R1471 100
TUNER_RESET_CHB
C1433 0.1uF 16V
C1463 0.1uF 16V
C1435 100pF 50V
RESET 2.5V[LS_IC] SCL[D_DEMOD]
SCL2_3.3V 33
R1449
33
R1450
SDA[D_DEMOD]
SDA2_3.3V
C1431 10pF 50V
ERR
C1432 10pF 50V
SYNC VALID MCL
FE_TS_SYNC_CHB
FE_TS_VAL_ERR_CHB
FE_TS_CLK_CHB
FE_TS_DATA_CHB
22
R1453
22
R1454
D0 D1 22
R1455
D2 22
R1456
D3 OPT
D4 D5 D6 22
R1452
D7
8
8
9
9
10
10
11
11
12
12
13
SUB
MAIN
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
25
25
26
26
27
27
28
28
29
29
30 31
31
30
SDAT[A_DEMOD]
33
R1419
+5V_TU
SDA0_3.3V
NC[IF_TP] SIF NC
C1412 18pF 50V
close to TUNER
R1422 200
C1403 0.1uF
ISA1530AC1
R1428 4.7K
C
Q1405
C1413 18pF 50V R1425 200
16V TU_CVBS E
VIDEO
R1420
0
+1.2V_TU B
+3.3V_TU
GND
C
1.2V
C1400 100pF 50V
C1404 0.1uF 16V
C1401 100uF 16V
3.3V
+3.3V_TU C1406 100pF 50V
C1408 0.1uF 16V R1415 100
RESET
Q1402 ISA1530AC1
R1416 100K
TUNER_RESET
+5V_NORMAL C1411 0.1uF 16V
2.5V[LS_IC]
L1409
SCL[D_DEMOD]
BLM18PG121SN1D
SDA[D_DEMOD]
MAIN_FE_TS_DATA[0-7],MAIN_FE_TS_SYNC,MAIN_FE_TS_VAL_ERR,MAIN_FE_TS_DATA_CLK R1462 0
ERR SYNC
R1403
22
MAIN_FE_TS_SYNC
VALID
R1404
22
MAIN_FE_TS_VAL_ERR
MCL
R1405
22
MAIN_FE_TS_DATA_CLK
D0
R1406
22
MAIN_FE_TS_DATA[0]
D1
R1407
22
MAIN_FE_TS_DATA[1]
D2
R1408
22
MAIN_FE_TS_DATA[2]
D3
R1409
22
MAIN_FE_TS_DATA[3]
D4
R1410
22
MAIN_FE_TS_DATA[4]
D5
R1411
22
MAIN_FE_TS_DATA[5]
E
Q1410
R1464
ISA1530AC1 R1463 2.2K
10K
B C C Q1409 2SC3052
CHB_Booster_CTL C1430 0.01uF 25V
R1461
D6
R1412
22
MAIN_FE_TS_DATA[6]
D7
R1413
22
MAIN_FE_TS_DATA[7]
R1465 10K CHB_Booster_IN
E
0 MODEL_OPT_5
CHB_Booster_IN
R1474 TUNER_RESET_CHB
B
0 IF_AGC_SEL
Close to the tuner Close to the tuner
SHIELD
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. CHB_TUNER_CN
SHIELD
27
POWER for CHB
XTI
VSSE_2
VD[0]/SIAD0
VD[1]
NC_4
VSS_2
VD[2]
VD[3]
VD[4]
VD[5]
VD[6]
47
46
45
44
43
42
41
40
39
38
37
C1501
SCLK
2
35
VD[8]
33
SDAT
3
34
VD[9]
TW9910_DATA[1]
33
VD[10]
TW9910_DATA[2]
32
VDD
31
NC_3
30
VD[11]
29
VD[12]
28
VD[13]
27
VD[14]
26
VD[15]
25
VDDE_2
C1502
0.1uF
AVD_1
8
C1503
0.1uF
YMUX3
9
C1504
0.1uF
YMUX2
10
YGND
11
C1505
0.1uF
YMUX1
0x88
TU_CVBS_CHB 7:AI7;7:AJ21
0
C1518 0.1uF AR1501
TW9910_DATA[3]
TW9910_DATA[4]
C1528 10uF 10V
C1554 0.1uF 16V
C1552 10uF 10V
22
C1532 0.1uF
TW9910_DATA[5] TW9910_DATA[6] TW9910_DATA[7] C1519 0.1uF
+3.3V_TU
C1512
0.1uF
+1.8V_CHB L1504 BLM18PG121SN1D
24
23 CLKX2
22
21
20
HS
VS
MPOUT
VSS_1
YMUX0
C1500
OUT
TW9910_DATA[0]
VSSE_1
R1504
16
12
19
0IPRP00630E 18
7
NC_2
6
17
5
NC_1
AVS_2
RSTB TMODE
IC1500 TW9910DANB2-GR
AVD_2
100
4
ADJ/GND
1
22
33
R1502
15
R1500
AR1500
R1501
14
TW9910_RESET
VD[7]
13
9:G3
36
PDN
3 2
1
CIN0
SDA0_3.3V
AP1117E18G-13 IN
VDDE_1
AVS_1
SCL0_3.3V
0.1uF
C1531 0.1uF
C1527 10uF 10V
IC1503
R1531 1
L1500 BLM18PG121SN1D
TW9910_DATA[0-7]
+1.8V_ADC
L1503 BLM18PG121SN1D
L1510 BLM18PG121SN1D
XTO 48
+1.8V_ADC
+1.8V_NORMAL_CHB
+3.3V_ADC
+1.8V_ADC +3.3V_ADC
+1.8V_NORMAL_CHB
+3.3V_TU
100
R1507
R1505 1M
X1500 27MHz
C1509 24pF
C1508 24pF
VIDEO DECODER for CHB
+3.3V_CHB
L1508 BLM18PG121SN1D
0.1uF R1513 TW9910_CLK
F3
22
C1513 0.1uF
C1545 10uF 10V
C1548 0.1uF
C1546 10uF 10V
C1549 0.1uF
+3.3V_ADC
CHB_RESET
L1507 BLM18PG121SN1D
CHANNEL BROWSER
C1538 24pF
C1535 24pF
R1524 1M TW9910_DATA[0-7]
0.1uF
0.1uF
C1558
0.1uF
TW9910_DATA[7]
C1537
TW9910_DATA[6]
D1_DATA7
C1536
TW9910_DATA[5]
D1_DATA6
+3.3V_CHB
D1_DATA5
+1.8V_CHB
L1506 BLM18PG121SN1D
X1501 27MHz
C1525
VSSCORE_3
VDDCORE_4
XTAL27O
XTAL27I
VDDIO_XTAL
SPLL_AVDD
SPLL_AVSS
48
47
46
45
44
43
EXT_RESET_N
TMOD
49
TSVO0_DATA
40
TSVO0_SOP
FE_TS_SERIAL
TW9910_DATA[2]
D1_DATA2
4
39
VSSIO_3
FE_TS_SYNC
VSSIO_1
5
38
TSVO0_CLK
37
PA4/FIFOADR0
36
VSSCORE_2
35
VDDCORE_3
6 7 8
VSSCORE_1
9
34
PA1/INT1#
D1_DATA0
10
33 32
PA0/INT0# VCC_4
31
CTL2/FLAGC
30
SPI_MODE[1]
29
VDDIO_3
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
28
27 MOSI
C1543
22
0.1uF
C1541 0.1uF
SPI_MODE[0]
26
25
24 SS
MISO
10:C1;I3
10:C1;I3 FE_TS_DATA_CLK 10:C1;I3 FE_TS_VAL_ERR 9:G5;I3
0.1uF
VSSIO_2
23 SCK
22
21
33
33
R1522
AR1502
SCL0_3.3V
SDA0_3.3V
R1523
C1534
C1533 0.1uF
VDDIO_2
20
EAN60750501
SCL0
14
SDA0
CI0_SOP
VDDCORE_2
13
0xF2
19
12
CI1_SOP
11
15
CI0_CLK CI0_DATA CI0_VALID
IC1501 LG1140
18
TW9910_DATA[0]
D1_CLK D1_DATA1 VDDCORE_1
CI1_CLK
0.1uF
FE_TS_SYNC_CHB
51 50
IRQ_CHB_N
41
3
C1524
FE_TS_VAL_ERR_CHB
TRST
42
2
TW9910_DATA[1]
FE_TS_CLK_CHB
52
1
D1_DATA3
0.1uF
R1521 0
FE_TS_DATA_CHB
TCK
VDDIO_1 D1_DATA4
TW9910_DATA[3]
TW9910_DATA[4]
TW9910_CLK
53
56
CHB_RESET
54
TW9910_RESET
17
0
16
0
R1529
CI1_DATA
R1528
CI1_VAILD
MODEL_OPT_4 DTV_ATV_SELECT
55
+1.8V_CHB
GP2_BCM_ATSC CHB_VDEC_CN
09.10 15
100
CI POWER ENABLE CONTROL +5V_NORMAL
Q1601 RSR025P03
+5V_CI_Vs
D CI
CI
CI CONTROL BUFFER
R1612 10K OPT
AR1606 CI 10K CI_A[0]
G
C1607 4.7uF 16V
22K
0.1uF 16V
CI R1614
C1606
S
C1609 47uF 16V
CI
C1610 0.1uF 16V
CI
CI
CI_A[1] CI_A[2]
VCC
OE2
016:G13;016:AJ2 016:T13;016:AJ2
O0
/CI_CE1
O1
/CI_CE2
O2
/CI_WE
016:H12
O3
/CI_IOWR
016:T12
O4
016:G13
/CI_OE
016:T13
/CI_IORD
O5
O6
O7
20
CI
1
19
2
18
3
17
4
16
5
15
6
14
7
13
8
12
9
11
10
CI
10K
CI R1603
IC1600 MC74LCX541DTR2G
16V
0.1uF
C1600
CI
R1615
CI
CI_A[3]
2.2K
D3.3V
D3.3V
AR1608 10K CI_5V_CTL
CI_A[5]
/CI_SEL 007:H5
007:H7
CI_A[6]
D0
EBI_CS 007:E7;007:E6;016:AL23
D1
R1613 10K B
CI_A[4]
OE1
NAND_WEb
E
CI_A[7]
007:C2;007:E5
CI_A[8]
D3
EBI_WE
CI Q1600 2SC3052
CI
AR1607 CI 10K
D2
D4
[GP27]
C
007:E6
CI_A[9]
007:C3;007:E6
NAND_REb
D5
CI_A[10]
007:C2;007:E6
NAND_ALE
CI_A[11]
D6
D7
GND
CI
AR1609 10K CI_A[12] CI_A[13]
D3.3V
IC1601 74LVC245A
016:F16CI_D[0-7]
007:E7;016:C13
DIR
CI_D[0]
A0
CI_D[1]
A1
CI_D[2]
A2
CI_D[3]
A3
CI_D[4]
A4
CI_D[5]
A5
CI_D[6]
A6
CI_D[7]
A7
GND
016:AG22 CI_D[0-7]
1
20
CI
0.1uF 16V
EBI_RW
C1608
CI 007:E6 CI_A[0-13]
EBI_CS 007:E7;007:E6;016:K26
VCC
NAND_DATA[0-7]
2
19
3
18
4
17
5
16
6
15
7
14
8
13
9
12
10
11
OE
NAND_DATA[0]
B0
B1
NAND_DATA[1]
B2
NAND_DATA[2]
B3
NAND_DATA[3]
B4
NAND_DATA[4]
B5
NAND_DATA[5]
B6
NAND_DATA[6]
B7
NAND_DATA[7]
+5V_CI_Vs
CI_D[3]
AR1604 33 CI
CI_D[4] CI_D[5]
R1610 100
/CI_CE2 /CI_VS1
016:H25;016:AJ2 [GP26] 016:AJ3
016:O9
44
11
45
CI_A[8]
12
46
13
47
MAIN_FE_TS_DATA[0]
14
48
MAIN_FE_TS_DATA[1]
15
49
MAIN_FE_TS_DATA[2]
50
17
51
18
52
0
19
53
20
54
21
55
MAIN_FE_TS_DATA[6] MAIN_FE_TS_DATA[7]
58
CI_A[4]
25
59
CI
CI_A[3]
26
60
CI_A[2]
27
61
CI_A[1]
28
62
CI_A[0]
29 AR1601 33
016:AJ3
[GP41] /CI_IOIS16
R1604 OPT
100
47 CI R1611 R1606 016:AL9 100 /CI_INPACK CI OPT 0 R1608
64
31
65
32
66
33
67
34
68 G1
69
AR1615
33
DVB-CI PULL-UP (Near CI Slot)
CI_OUTCLK
CI
CI_OUTVALID CI_OUTSTART
63
30
007:G6;016:AJ2 CI_MOD_RESET [GP49] /CI_WAIT 007:E6;016:AJ3
+5V_NORMAL
AR1612 33 CI
CI_OUTDATA[0] CI_OUTDATA[1] CI_OUTDATA[2] CI_OUTDATA[3]
G2
0.1uF
C1604
R1609 100 CI
016:I8 007:H5;016:G11 016:T13 007:E6;016:S10 007:H5;016:V14
AR1613 33 /CI_CD2 [GP38]
007:H5;016:AJ2
CI
CI AR1616 33
007:H6;016:S15 007:H5;016:S7 016:G13;016:H26 016:H25;016:T13
MAIN_FE_TS_SYNC MAIN_FE_TS_VAL_ERR
/CI_IOIS16 /CI_IREQ /CI_VS1 /CI_WAIT CI_OUTCLK
10K
57
24
OPT
56
23
External Demod.
MAIN_FE_TS_DATA[5]
R1626
22
CI_A[6] CI_A[5]
MAIN_FE_TS_DATA[4]
10K
CI_A[7]
0.1uF
10K
CI
OPT
AR1614 33 CI
100 C1603
10K
33 AR1600
CI R1607
CI
C1602 0.1uF
/CI_INPACK
MAIN_FE_TS_DATA[0-7]
MAIN_FE_TS_DATA[3]
16 CI R1605
CI CI
CI
R1625 OPT
R1600
16V
/CI_IREQ [GP39] 007:H5;016:AJ3
AR1603 33
47
0.1uF
/CI_WE
C1601
CI_A[12]
016:H25
R1624 OPT
CI
CI_A[14]
016:H24
/CI_IOWR 33
10K
CI
CI_A[13]
AR1611
/CI_IORD
R1623
43
10
10K
42
9
CI_A[9]
CI
8
R1602 CI
DVB-CI PULL-DOWN (Near CI Slot)
CI_OUTDATA[7] CI
R1621
41
CI_OUTDATA[6]
10K
40
7
CI_OUTCLK,CI_OUTDATA[0-7],CI_OUTSTART,CI_OUTVALID
CI_OUTDATA[4] CI_OUTDATA[5]
10K
6 CI
AR1610 33 CI
R1622
47
39
OPT R1620
/CI_OE
CI_A[11]
38
5
22K
CI
CI_A[10]
R1601
37
4
10K
47 /CI_CE1
33 AR1602
36
3
R1618
CI_A[0-14]
2
007:H6;016:AJ3
R1619
CI_D[2]
35
10K
CI_D[0] CI_D[1]
1
CI
OPT
CI
AR1605 33 CI
/CI_CD1
CI C1605 0.1uF
R1617
CI_D[7]
P1600 10067972-000LF
R1616
CI_D[6]
/CI_CD1 /CI_CD2 /CI_CE1 /CI_CE2
007:G6;016:S10 CI_MOD_RESET
MAIN_FE_TS_DATA_CLK
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EUROBBTV CHB_CI
2009.06.18 45
Motion Remote controller Motion Remocon Interface
P1700
+3.3V_NORMAL +3.3V_NORMAL
12507WR-08L
R1706 2.7K
1 BLM18PG121SN1D 2
3
4
5
6
7
R1700 100
R1707 2.7K
L1700 120-ohm
M_REMOTE_RX 9:F3;9:G4
R1701 100 M_REMOTE_TX R1702 100
9:F3;9:G4 M_RFMODULE_RESET
R1703 100
9:F3;9:G4 DC
9:F3;9:G3
DD
9:F3;9:G3
R1704 100
R1712 0 M_RFMODULE_RESET
DEMOD_RESET
8 9
@optio
ALL M_REMOTE OPTION
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
GP2_BCM_ATSC MOTION_REMOCON
09/10/xx 20
100
COMPONENT +3.3V_NORMAL
R1817 10K
D1802 5.6V
SCART1_Lout_N
R1820 1K
SCART1_DET SCART1_Lout_P
C1802 100pF 50V
SCART1_Rout_P
L1800 270nH [GN]E-LUG D1806 5.1V
6A [GN]O-SPRING
D1807 5.1V
5A
C1810 27pF 50V
[GN]CONTACT
[BL]O-SPRING
D1803 5.5V
[BL]E-LUG-S
C1824 27pF 50V
5B
L1805 270nH
[RD]O-SPRING_1 5C
5.5V D1800
[RD]E-LUG-S 7C
C1811 27pF 50V
C1825 27pF 50V
[WH]O-SPRING
DTV_ATV_SELECT
SC1_B
C1826 27pF 50V
DTV/MNT_V_OUT
SC1_R
C1827 27pF 50V
C1805 25V
5D
SC1_ID
R1818 0
SC1_FB
[RD]CONTACT 4E [RD]O-SPRING_2
SC1_L_IN D1804 5.6V
R1813 470K
1uF C1807 100pF 50V
5E [RD]E-LUG
SC_RE1
SC_RE2
C1806 25V
6E PPJ234-01 JK1800
SCART1_Rout_N
L1804 270nH
4A 7B
SC1_G
R1819 0 SC1_R_IN
D1801 5.6V
R1811 470K
1uF C1808 100pF 50V
EARPHONE BLOCK +3.3V_NORMAL
EARPHONE AMP
L1801 10uH
C1817 10uF 10V
C1819 0.1uF 16V R1828 0 1/16W
INR+
HP_ROUT_N
C1815 1uF 10V
INR-
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R1825 OPT
R1823 OPT
R1822 4.7K
R1824 4.7K
HP_ROUT_P
+3.3V_NORMAL
EN
VDD 14
13 12
1
11
2 IC1801 TPA6132A2
10
3
4
9
EAN60724701 6
5
7 G1
INL+
C1814 1uF 10V
HP_LOUT_P
15
HP_LOUT
HPVDD
C1820 2.2uF 10V
R1826 100K OPT
R1829 4.7K C
CPP
PGND
C1821 2.2uF 10V
Q1802 2SC3052
B
OPT R1830 0 R1831 1K SIDE_HP_MUTE
E
CPN
8 HPVSS
INL-
C1813 1uF 10V
OUTR
HP_LOUT_N
16
G0
C1812 1uF 10V
SGND
OUTL
C1816 1uF Close to the IC 10V
L1802 BG2012B080TF C1822 0.22uF 16V
R1827 0
L1803 BG2012B080TF HP_ROUT
C1818 2.2uF 10V
1/16W
C1823 0.22uF 16V
EUROBBTV ETC SUB BOARD I/F
2009.06.18
41
New Item Development EARPHONE BLOCK HP_LOUT
C1902 1000pF 50V
R1900 1K
OPT
C
Q1900 MMBT3904-(F)
B B E
E OPT MMBT3904-(F) Q1903
JK1900 KJA-PH-0-0177
+3.3V_NORMAL R1904 10K
OPT
OPT
@xrefL
C
R1902 1K
GND
5
L
4
DETECT
3
R
1
HP_DET
HP_ROUT
OPT
C1903 1000pF 50V
OPT
@xrefL
R1901 1K
C OPT Q1901 MMBT3904-(F)
B B
E
E OPT MMBT3904-(F) Q1902
+3.5V_ST
OPT
C R1903 10K SIDE_HP_MUTE
COMPONENT2 Rear CVBS COMP2_DET
COMP2_Y
REAR_AV D1904 5.1V
COMP2_Pb
R1907 0 REAR_AV
REAR_AV D1905 5.1V
COMP2_Pr
+3.3V_NORMAL
JK1901 COMP2_L_IN
REAR_AV_CVBS C1905 47pF 50V REAR_AV
R1908 10K REAR_AV
PPJ233-01 REAR_AV 5C
[RD]E-LUG
4C
[RD]O-SPRING
3C
[RD]CONTACT
4B
[WH]C-LUG
3A
[YL]CONTACT
COMP2_R_IN
4A
[YL]O-SPRING
5A
[YL]E-LUG
D1903 5.6V REAR_AV
D1902 5.6V REAR_AV
R1906 470K REAR_AV
C1904 100pF 50V REAR_AV
AV_CVBS_DET
R1909 1K REAR_AV
C1906 25V
R1911 0
1uF REAR_AV
REAR_AV
REAR_AV_R_IN C1909 100pF 50V REAR_AV
C1907 25V
REAR_AV R1910 0 REAR_AV_L_IN
REAR_AV D1901 5.6V
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
1uF REAR_AV R1905 470K REAR_AV
C1908 100pF 50V REAR_AV
EUROBBTV ETC SUB BOARD I/F
2009.06.18
9
USB2 OPTION USB / DVR Ready
+3.3V_NORMAL
IC2202
+5V_USB
AP2191SG-13
120-ohm C2218
SIDE_USB_DM
C2206 1uF 10V
SIDE_USB_DP
L2202 MLB-201209-0120P-N2
NC 8 OUT_2 7
2 IN_1
OUT_1 6
3 IN_2
FLG 5
100uF 16V
C2203 0.1uF
C2204 0.1uF
C2205 0.1uF
26
RESET_N
0.1uF R2209 100K OPT R2210 100K
USBDN2_DP
4
24
SCL/SMBCLK/CFG_SEL0
VDDA33_1
5
23
VDD33
22
SDA/SMBDATA/NON_REM1
NC_2
7
21
NC_8
20
C2213
USB IC2203
R2211
100K OPT
R2213
100K OPT
L2203 MLB-201209-0120P-N2 120-ohm C2219
R2207 OPT R2208
OPT
SCL2_3.3V SDA2_3.3V
KJA-UB-4-0004 JK2202
100uF 16V
NC 8
1 GND
+5V_USB
OUT_2 7
2 IN_1
OUT_1 6
3 IN_2
FLG 5
R2221 4.7K OPT
4 EN
R2223 2.7K
EAN60921001
C2221 10uF 10V
C2223 0.1uF
USB_CTL2 +3.3V_USB
C2214 4.7uF
5
R2227
/USB_OCD2 040:J6
0
USB_DM2
USB_DP2
D2202 CDS3C05HDMI1 5.6V
D2204 CDS3C05HDMI1 5.6V
/USB_OCD2
USB_CTL2
1uF 10V
C2209 /USB_OCD1
USB_CTL1
+3.3V_NORMAL
100K OPT
4
0.1uF
R2206 100K
0 R2205 100K
18 NC_5
17 OCS2_N
15
16 PRTPWR2
VDD33CR
14
13
C2211 0.1uF
VDD18
OCS1_N
12 PRTPWR1
11 TEST
10
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. USB
D2203 CDS3C05HDMI1 5.6V
+3.3V_USB
USB DOWN STREAM
VDDA33_2
NC_6 R2204 100K
19
9
/RST_HUB
NC_7 0
NC_4
D2201 CDS3C05HDMI1 5.6V
AP2191SG-13
6
8
R2214 0 C2215 0.1uF OPT R2212
NC_1
NC_3
2 4 5
100K
R2203
VBUS_DET
HS_IND/CFG_SEL1
IC2201
USB_DP1
C2212 27
25
USB2512A_AEZG
3
1 VDDA33_3 29
USBUP_DM 30
USBUP_DP 31
32
XTAL2
XTAL1/CLKIN 33
SUSP_IND/LOCAL_PWR/NON_REM0
1/10W 1% VDD18PLL
RBIAS
VDD33PLL
THERMAL 37
USB_DM1
1
C2202 0.1uF
C2222 0.1uF
/USB_OCD1
0
2
C2201 1uF 10V
C2220 10uF 10V
USB_CTL1
3
USB_DP2
1 2
R2226 2.7K
+3.3V_USB
3
USBDN2_DM
USB_DM2
X2201 24MHz
28
C2208 15pF C2210 15pF
0.1uF
C2207 USB_DP1
R2202 1M 1%
34
R2201 12K
USBDN1_DP
35
VSS +3.3V_USB
36
USBDN1_DM
USB_DM1
4 EN
KJA-UB-4-0004 JK2201
USB DOWN STREAM
+3.3V_USB
R2220 4.7K OPT
EAN60921001
R2225
+3.3V_NORMAL L2201 BLM18PG121SN1D
1 GND
40
+3.3V_NORMAL
G
BLUETOOTH
S
C1898 1uF BCM BT MODULER1886 BCM BT MODULE R1887 47K 47K
R1888 4.7K B
BT_ON/OFF
BCM BT MODULE
C 500 L1899 OPT
D BCM BT MODULE Q1801 RTR030P02
BLUETOOTH FOR BCM
10 R1889
BCM BT MODULE
BCM BT MODULE
E
2SC3052 Q1800 BCM BT MODULE
11 10 BCM BT MODULE C1899 22uF 10V R1896 27
9
BT_DM
8
7
6
5
D1899 CDS3C05HDMI1 5.6V BCM BT MODULE
BCM BT MODULE
R1897 27 BT_DP
D1898 CDS3C05HDMI1BCM BT MODULE 5.6V BCM BT MODULE R1898 0 BT_RESET
4 BCM BT MODULE 3 R1899 0
VREG_CTRL
2 BCM BT MODULE 1
12507WR-10L P1895 BCM BT MODULE
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. Bluetooth
43
.
G5111 120Hz MINI_LVDS
5
GMA6
6
GMA7
7
GMA9
8
GMA10
0 NON_GIP
0 NON_GIP
1
GND
GMA1
2
Z_OUT
GMA3
3
CLK1
CLK1
GMA4
4
CLK2
CLK2
GMA6
5
CLK3
CLK3
R7512
GMA7
6
CLK4
CLK4
R7513
GMA9
7
CLK5
CLK5
GMA10
8
CLK6
CLK6
0 MINI_LVDS
R7511
9
VGI_N
VGI_N
VGI_P
VGI_P
11
VGH_ODD
VDD_ODD
12
VGH_EVEN
13
VSS
14
VST
15
GND
16
VCOM_FB
VCOMRFB
GVST_I/GSP
17
VCOM_IN
VCOMR
POL
18
GND
SOE
19
VDD
20
VDD
LLV0P
21
HALF_VDD
LLV0N
22
HALF_VDD
23
GND
24
VCC
25
VCC
26
GND
27
RV0+
28
RV0-
29
RV1+
RRXB3+/RLV1P
30
RV1-
RRXB3-/RLV1N
31
RV2+
32
RV2-
RRXBCK-/RLV2N
33
RVCLK+
RRXB0+/RLCLKP
34
RVCLK-
35
RV3+
RRXA4+/RLV3P
36
RV3-
RRXA4-/RLV3N
GMA12 GMA13
GMA13
11
GMA15
GMA15
12
GMA16
GMA16
13
GMA18
GMA18
14
GND
15
OPT_N
16
H_CONV
17
VST_IN
18
POL
19
SOE
20
GND
21
LV0+
22
LV0-
23
LV1+
LLV1P
24
LV1-
LLV1N
25
LV2+
LLV2P
26
LV2-
LLV2N
27
LVCLK+
LLCLKP
28
LVCLK-
LLCLKN
29
LV3+
LLV3P
30
LV3-
LLV3N
31
LV4+
32
LV4-
LLV4N
33
LV5+
LLV5P
34
LV5-
35
GND
36
VCC
GMA12
VCC_LCM
R7518 510 OPT
R7519 0 OPT_N
MINI_LVDS
H_CONV
VCC_LCM
C7502 0.01uF 50V MINI_LVDS
C7500 0.1uF 16V MINI_LVDS
VDD_LCM To reduce Audible noise (2012) HVDD
LLV4P
C7503 1uF 50V C7501 10uF 16V MINI_LVDS
LLV5N
C7504 0.1uF 50V MINI_LVDS
MINI_LVDS
RRXB4-/RLV0N
RRXACK+/RLV4P RRXACK-/RLV4N
39
HALF_VDD
39
RV5+
RRXA2+/RLV5P
40
HALF_VDD
40
RV5-
RRXA2-/RLV5N
41
VDD
41
GND
42
VDD
42
SOE
SOE
43
GND
43
POL
POL
44
VCOM_IN
VCOML
44
VST_IN
GVST_I/GSP
45
VCOM_FB
VCOMLFB
45
H_CONV
H_CONV
46
GND
46
OPT_N
47
VST
47
GND
48
VSS
48
GMA18
GMA18
49
VGH_EVEN
VDD_EVEN
49
GMA16
GMA16
50
VGH_ODD
VDD_ODD
50
GMA15
51
VGI_P
VGI_P
51
GMA13
GMA13
52
VGI_N
VGI_N
52
GMA12
GMA12
53
CLK6
CLK6
53
GMA10
GMA10
54
CLK5
CLK5
54
GMA9
GMA9
55
CLK4
CLK4
55
GMA7
GMA7
56
CLK3
56
GMA6
57
CLK2
57
GMA4
GMA4
58
CLK1
CLK1
58
GMA3
GMA3
59
Z_OUT
Z_OUT
59
GMA1
GMA1
60
GND
60
GND
CLK3 CLK2
R7503
0 NON_GIP
OPT_N
C7505 0.1uF 16V MINI_LVDS
C7507 0.01uF 50V MINI_LVDS
RRXA0RRXA1+ RRXA1RRXA3+ RRXA3RRXB1+ RRXB1RRXB2+
RRXB0-/RLCLKN
RV4-
0 GIP
C7509 10uF 16V MINI_LVDS
RRXBCK+/RLV2P
RV4+
R7500
C7508 0.1uF 50V MINI_LVDS HVDD
RRXA0+ RRXB4+/RLV0P
38
0 GIP
VDD_LCM
VCC_LCM
37
0 NON_GIP
VGL (-5V)
MINI_LVDS
GND
R7502
To reduce Audible noise (2012) C7506 1uF 50V
VCC
VST
GVDD_ODD_I/GSC GVDD_EVEN_I/GOE
0 NON_GIP 0 NON_GIP
R7516 R7517
VST
38
VGL_I
0 NON_GIP 0 NON_GIP
R7515
0 GIP
37
VGL (-5V)
0 NON_GIP 0 NON_GIP
VGL_I
VDD_EVEN R7508
VGH_M (+25V)
Z_OUT
R7514
10
9 10
R7501
GCLK4/OPT_P
R7509
GMA4
R7507
GMA3
4
R7506
GMA1
3
R7505
2
R7510 R7504
GND
RRXB2OPC_EN OPC_OUT
VCC_LCM
R7520 510 OPT
R7521 0 OPT_N
MINI_LVDS
GMA15
GMA6
61
61
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
1
0 NON_GIP
TM240Hz
0 NON_GIP
P7501 104060-6017
TM240Hz
0 NON_GIP
P7500 104060-6017
0 NON_GIP
[Right FFC Connector] (60Pin Mini-LVDS)
[LEFT FFC Connector] (60Pin Mini-LVDS)
.
35
[To MASTER LED DRIVER] P7900 12507WR-10L IOP
1
L_VS
2
M0_MOSI
3
M0_SCLK +3.3V_NORMAL
4
5
M1_MOSI
6
M1_SCLK R7907 3.3K Edge
7
R7908 3.3K Edge
R7909 3.3K Edge
8
R7904 22 IOP
S_CS_N
9
R7905 22 IOP
S_MOSI
10
R7906 22 IOP
11
S_SCLK C7903 100pF 50V
C7901 100pF 50V
C7907 100pF 50V
OPT
OPT
OPT
C7905 100pF 50V
C7909 100pF 50V
C7911 100pF 50V
OPT
OPT
C7913 100pF 50V OPT
OPT
C7914 100pF 50V OPT
[To SLAVE LED DRIVER] P7901 12507WR-08L Except Edge(42/47")
1 R7900 2
3
4
5
R7901 22 Edge(55") R7902
6
R7910
22
IOP
R7911
22
IOP
R7912
22 Edge(55")
R7913
22
R7914
22 Edge(55")
R7918
22
IOP
IOP
R_VS
22 OPT
22 IOP
IOP
7
R7916 22 Edge(55")
R7919
22
8
R7917 22 Edge(55")
R7915
22 Edge(55")
M2_MOSI M2_SCLK M2_SCLK
M2_MOSI
M3_MOSI
M3_SCLK
R_VS
9 R7903 22 IOP
C7900 100pF 50V OPT
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
C7902 100pF 50V OPT
C7904 100pF 50V OPT
C7906 100pF 50V OPT
C7908 100pF 50V OPT
C7910 100pF 50V OPT
C7912 100pF 50V OPT
GP2_Saturn7M Interface for LG5111
Ver. 1.0 72
FROM LIPS & POWER B/D
11
12
3.5V
13
14
GND
GND
15
16
GND/V-sync
12V
17
18
INV ON
12V
19
20
A.DIM
12V
21
22
P.DIM1
GND/P.DIM2
23
24
Err OUT
10K
SS
C8026 0.1uF
PGND_1
1
14
2
3
ERROR_OUT
13
12
R8045
FB
R8053 47K
NON_PD_+3.5V R8064 5.1K
OPT R8075 10K
R8067 14K
PD_+3.5V 1%
1%
R8074 100
RESET
POWER 24V R8062-*1 4.3K 1%
POWER 20V R8062 5.1K 5%
GND
R2
PGND_2
L8009 2uH
SW_1
C8069 0.1uF NON_LED_MODEL
4
11
SW_2
470K 1%
MAX 3.1A
30K
+12V
R1
MAX 2.3A
A1.2V
D1.2V
R8060 R8048
POWER_ON/OFF2_2 L8013
910K 1%
1%
+3.3V_NORMAL
POWER_ON/OFF2_1
ESD R8045-*1 100K
0 NON_ESD R8043 R8046
EN/SYNC
IC8001
L8011 BLM18PG121SN1D
R2
BS
10
6
9
7
8
C8036 0.1uF
POK
R8040
VCC
100K R8041
EN
C8037 22uF 10V
R8042 0
10
MP2208DL-LF-Z
C8041 22uF 10V
C8043 22uF 10V
FB
C8045 0.1uF 16V
C8051 0.1uF
50V
C8052 22uF 25V
COMP
C8032 0.1uF
C8033 1uF 10V
6
4
IC8005
7
LX
AOZ1024DI 5
R8058 20K C8054 2200pF 50V
C8029 22uF 16V
D3.3V
L8016 CIC21J501NE
L8015 3.6uH R8069 27K
MLB-201209-0120P-N2
NC
5
IN_2
+3.3V_NORMAL
10K
CIC21J501NE
VIN IN_1
L8006
C8057 C8059 22uF 22uF 10V 10V
C8067 10uF 10V
C8064 0.1uF 16V
C8063 0.1uF 16V
C8035 22uF
D
C8013 4.7uF 50V
PANEL_VCC G OPT C8015 1uF 25V
C Q8003 2SC3052
B C R8008 22K
Q8001 2SC3052
C8022 0.1uF 50V
E
BCM DDR 1.8V
Max 1100 mA
A2.5V
+3.3V_NORMAL
1:AK10 E
+3.5V_ST
A2.5V
D1.8V IC8004 SC4215ISTRT
BST
+12V
1
2
+5V_USB
L8001 500
IC8000 MP8706EN-C247-LF-Z
LX Placed on SMD-TOP PGND C IN
C8002 10uF 25V
SW_2 C8007 0.1uF
BST
7
3
3A
6
5
4
R8006 22
OPT C8016 100pF 50V
C8014 1uF 50V
VCC
R1
R8012 10K
FB
EN/SYNC
POWER_ON/OFF2_1 R8013 10K
1%
8
2
R8016 33K
1
OPT C8019 100pF 50V
C8020 22uF 10V
C8023 0.1uF 16V
C8025 0.1uF 16V
C8031 22uF 10V
SGND
3
4
5
10
3A
500 L8014
R8059 10K
9
8
7
6
RUN
10K R8052
1
8
2
7
3
6
NC_1
EN
VOUT : 2.533V
GND
R8073 18K R2 1%
ADJ
R8072 39K R1 1%
POWER_ON/OFF1 VREF C8042 0.01uF 25V
COMP
FB C8039 3300pF 50V
SS
C8038 0.01uF 25V
R8051 6.8K
OPT 50V 100pF C8044 R2 R8056 10K 1/10W 1%
C8053 10uF 16V R1 R8057
VO
VIN C8055 0.1uF
4 OPT C8056 0.1uF
5
NC_2
NC_3
C8058 10uF 16V
C8061 10uF 16V
Placed on SMD-TOP
10K 1% C8048 22uF 10V
C8050 0.1uF
Vout=0.8*(1+R1/R2)
1%
SW_1
GND
R8017 6.2K
IN
NR8040T3R6N
IC8002 MP2108DQ
VIN
MAX 1500mA
L8012 3.6uH
Replaced Part
C8034 0.01uF 25V
L8008
+5V_USB
CIC21J501NE
Vout=0.9*(1+R1/R2)
500 L8017
PANEL_CTL
2 1
Vout=0.8*(1+R1/R2) S
R8010 10K R8001 47K B
3
Q8004 AO3407A
R8011 1.8K
OPT R8002 10K
VCC POWER 18.5V R8062-*2 4.7K 1%
1%
AGND
C8027 0.1uF
R8003 22K
not to RESET at 8kV ESD
NCP803SN293
1%
OPC_OUT
PANEL_POWER
C8010 10uF 25V OPT
ESD D8000 5.6V
EP
R8034 0 HD_OPC
+12V
L8000 CIC21J501NE
POWER 20V R8061 24K 1%
R8044
PWM_DIM
R8033 0 SCAN_BLK1/OPC_OUT SCAN/FHD_OPC
R8025 0 NON_LED_MODEL
POWER 24V R8061-*1 24K 1%
BCM core 1.2V volt
A_DIM
R8035 0 +3.3V_NORMAL
GND
POWER 18.5V R8061-*2 22K 1%
OPT R8080 14K 1%
0
R8027 0 PWM_NON_OPC
R8024 0 AUO/SHARP
R8079 100K
+24V
IC8008
OPT C8046 100pF 50V
Vout=0.8*(1+R1/R2)
LGD_IOP A_DIM_LGD
C8021 1uF 25V OPT
+3.5V_ST
C8049 0.1uF 16V
R8070 4.7K
0
C8017 0.1uF OPT
5
4
C8066 22uF 10V
R8039 10K OPT
R8031 0
R8022 0
COMP
C8047 22uF 10V
R1
1%
R8020 NON_SCAN_PSU 0
PWM_DIM
C8009 0.1uF 50V
POWER_DET
ESD C8065 0.1uF 16V
R8071 10K
0 C8012 1uF 25V OPT
R8021 AUO
R8084 0
FB
INV_CTL
R8029 CMO 0 AUO R8030
POWER_ON/OFF2_2
EN
6
12K 2200pF R8049 C8040
Q8005 2SC3052
E
2A
3
LX_1
R8050 10K
C8030 10uF 25V
+3.5V_ST
C8008 0.01uF 25V
R8081 100
RESET
GND
OPT
SCAN SCAN_BLK2
A-DIM
C8028 10uF 25V
R8032 10K
B
OPT
INV_ON
Err_out INV_ON PWM_DIM
24
C R8023
Err_out Err_out
NC
2 1
3.9K R8066
PWM_DIM PWM_DIM
3
2
22
7
NCP803SN293 VCC
1
20
V4:VBR-A V5:NC
A-DIM
2
LX_2
3
INV_ON
8
L8010 3.6uH
+3.5V_ST
R8068 100K IC8007
PGND
C8011 0.1uF 16V OPT
R8085 0
SCAN_LIPS
P8001
VIN C8068 0.1uF 16V AGND
+3.3V_NORMAL R8026 1K
R8018 100
SHARP
INV_ON
18
400Hz_MO_SCLK/42_47_LOCAL DIMMING R8077 0 M2_SCLK R8028 0 MO_SCLK 400Hz_MO_SCLK
NON_CMO R8019 100
SCAN_PSU
AUO
1
Power_DET
AGND
CMO(09)
PGND
V_SYNC
NON_LED_MODEL R8037 4.7K
LGD
0
6.8K
R8009 0
0 R8007
25 SMAW200-H24S2
0
PIN No
L8007 CIC21J501NE
+5V_NORMAL
+3.5V_ST
NR8040T3R6N R8082
400Hz_VSYNC
CMO
<OS MODULE PIN MAP>
R_VS 400Hz_VSYNC R8036 L_VS 0
SLIM_32~52 NON_SCAN_LIPS
400Hz_MD_MDSI/42_47_LOCAL DIMMING R8076 0 M2_MOSI
MO_MOSI
C8005 0.1uF 50V
400Hz_MD_MDSI R8005 0
C8003 0.1uF 50V
10
GND
+12V
C8001 100uF 25V
9
C8018 0.1uF 50V
3.5V
1%
GND GND
IC8003 AOZ1072AI
R8054 5.6K
6 8
MAX 350mA
1%
5 7
C8024 68uF 35V
+12V
ST_3.5V-->3.5V
R8055 10K
GND
3.5V C8006 0.1uF 16V
L8002 MLB-201209-0120P-N2
24V
R8083
C8004 0.1uF 16V
4
GND 3.5V
C8000 100uF 16V
24V
400Hz_VSYNC/42_47_LOCAL DIMMING R8078 0
3.9K
L8003 MLB-201209-0120P-N2
2
SCAN_PSU
+3.5V_ST
PWR ON 1 24V 3
L8005 MLB-201209-0120P-N2
OPT R8047
E
+5V_NORMAL
15
2 Q8000 2SC3052
R8014
B
+12V
12V-->3.58V
+24V
NORMAL_26~52 P8000 FW20020-24S
LD R8015 0
C
R8000 10K
RL_ON
3
1
SHARP
R8004 4.7K
15V-->3.6V 20V-->3.5V 24V-->3.48V
R8063 12K
Q8002
PD_+12V 1%
RT1P141C-T112
1/16W 5%
L_VS R_VS MO_SCLK M2_SCLK MO_MOSI M2_MOSI
THERMAL
+3.5V_ST
R2 L8004 3.6uH
+5V_USB
NR8040T3R6N
Vout=(1+R1/R2)*0.8
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV) POWER
15
C8062 0.1uF
FLMD0 GND
10K
OPT
MICOM_DOWNLOAD
X8101-*1 32.768KHz
R8175
P123/XT1
P124/XT2/EXCLKS
RESET
P40
P41
P120/INTP0/EXLVI
42
41
40
39
38
37
OCD1B
22
R8104 10K
+3.5V_ST
R8105
10K
10K
R8107
10K
1
36
P61/SDA0
2
35
P00/TI000
R8188
22
P62/EXSCL0
3
34
P01/TI010/TO00
R8189
10K
P63
4
33
P130
R8192
32
P20/ANI0
R8194
31
ANI1/P21
R8195
22
30
ANI2/P22
R8196
22
29
ANI3/P23
R8190
22
R8193
22
NEC_EEPROM_SDA
OPT R8126
NEC_ISP_Rx
R8129
22
P33/TI51/TO51/INTP4
5
R8130
22
P75
6
R8131
22
P74
7
HDMI_CEC
OCD1A
OCD1B
AMP_MUTE
+3.5V_ST
P73/KR3
8
22
P72/KR2
9
28
ANI4/P24
22
P71/KR1
10
27
ANI5/P25
22
P70/KR0
11
26
ANI6/P26
12
25
ANI7/P27
R8191
22
SIDE_HP_MUTE KEY2 KEY1
MODEL_OPT_2
30
TOUCH_KEY
MODEL_OPT_3
31
PDP/3D
LCD/OLED
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LCD
PDP
OLED
MODEL_OPT_0
0
0
1
1
MODEL_OPT_3
0
1
0
1
3D
LOW
LOW_SMALL
TBD
HIGH
MODEL_OPT_1
0
0
1
1
MODEL_OPT_2
0
1
0
1
AVSS
C8107 1uF
P10/SCK10/TXD0 22 R8179
AVREF
P11/SL10/RXD0 22 R8177
P12/SO10
P13/TXD6
P14/RXD6
P15/TOH0
P16/TOH1/INTP5
P30/INTP1
TACT_KEY
FOR ATSC Assy SCART1_MUTE
TP8100
R8181
10K OPT
R8182
10K OPT
10K OPT
NEC_TXD
LCD/PDP R8124 10K
PWM_LED R8121 10K
TACT_KEY R8112 10K
LCD/OLED R8110 10K
MODEL1_OPT_3
+3.5V_ST
+3.5V_ST
R8183
NEC_RXD
PWM_LED
22
LOGO_BUZZ
R8176
11
POWER_ON/OFF2_2
MODEL1_OPT_2
NEC_ISP_Tx
MODEL_OPT_1
MODEL1_OPT_1
OPC
NEC_ISP_Rx
LCD/PDP
22
LOW
OLED/3D
R8145
HIGH
8
IR
PIN NO.
LED_R/BUZZ
PIN NAME MODEL_OPT_0
TACT_KEY
OLED/3D R8123 10K
MODEL1_OPT_0
22
100 100
LED_B/LG_LOGO
OPC_EN
100
R8103 R8101
MODEL OPTION
OCD1A
PANEL_CTL
R8102
LOGO_BUZZ R8120 10K
PDP/3D R8109 10K AMP_RESET_N
TOUCH_KEY R8111 10K
+3.5V_ST
MICOM MODEL OPTION
R8144
NEC_EEPROM_SDA 22
POWER_DET
R8114
P17/TI50/TO50
P31/INTP2/OCD1A
SDA
22 NON_M-REMOTE
NEC_EEPROM_SCL 22
VSS
MODEL1_OPT_3 MODEL1_OPT_2
NON_M-REMOTE
R8142
5
R8117
0.1uF
4
SCL
C8100
6
WC
R8122 4.7K
3
FLASH_WP
VCC R8125 4.7K
R8100 47K
7
P32/INTP3/OCD1B
22 22
POWER_ON/OFF1
R8135
22
RL_ON
MICOM_DOWNLOAD
R8134
13
M24C16-WMN6T
2
NEC_MICOM
22
R8136 OCD1B
UPD78F0513AGA-GAM-AX
22
WIRELESS_SW_CTRL
R8133
MODEL1_OPT_1
IC8100
IC8101
R8187
SCART1_MUTE
R8132
INV_CTL
NC/E2
R8178
22
NEC_EEPROM_SCL
EEPROM for Micom
NC/E1
Q8100 2SC3052 E
22
SOC_RESET
8
EDID_WP C B
R8128
MODEL1_OPT_0
1
20K
1/16W 1%
R8127
POWER_ON/OFF2_1
NC/E0
R8186
P140/PCL/INTP6
NEC_ISP_Tx
10K R8106
3
24
+3.5V_ST 10K
1
4
P60/SCL0
23
SCL1_3.3V SDA1_3.3V R8108
2
FLMD0
12
22
R8119
11
13
14
9
21
22
8
10
20
R8118
OCD1A
15
7
19
22
6
C8108 0.1uF
1/16W 1%
FLMD0 43
R8116
NEC_ISP_Tx
NEC_ISP_Rx
18
22
SW8100 JTP-1127WEM
R8185 20K
P122/X2/EXCLK/OCD0B 44
R8115
17
5
22
47K
P121/X1/OCD0A 45
0.1uF
MICOM_RESET
R8113
16
4
C8104
3
R8184
REGC 46
+3.5V_ST
1
2
22
VSS 47
12505WS-12A00
C8103 0.1uF
22
VDD 48
GND
for Debugger +3.5V_ST
R8180
4.7M
+3.5V_ST
P8100
+3.5V_ST
32.768KHz
WIRELESS_PWR_EN
X8101
OPT
WIRELESS_DETECT
C8105
R8139 10K
MICOM_EPSON
MICOM_RESET
0 R8138
C8106
15pF
10MHz X8100
0 R8146
15pF
50V 15pF C8102
R8143
47K
50V 15pF C8101
R8140
10Mhz Crystal Ready
+3.5V_ST
GP2_Saturn7M MICOM
Ver. 1.4 5
+3.5V_ST
IR & KEY
EYEQ R8225 100
NEC_EEPROM_SCL
D8204 CDS3C05HDMI1 5.6V
R8213 10K 1%
R8211 10K 1%
L8200 BLM18PG121SN1D
R8209 100
1 EYEQ R8226 100
KEY1 L8201 BLM18PG121SN1D
R8210 100
P8200 12507WR-12L
C8213 1000pF 50V OPT
D8201 5.6V AMOTECH
KEY2 C8206 0.1uF
2
NEC_EEPROM_SDA D8205 CDS3C05HDMI1 5.6V
C8214 1000pF 50V OPT
C8207 0.1uF D8200 5.6V AMOTECH
3
4
+3.5V_ST +3.5V_ST
5 L8202 BLM18PG121SN1D +3.5V_ST
R8202 47K R8200 22
6
+3.5V_ST
R8204 47K
IR Q8200 2SC3052
C8208 0.1uF 16V
C8209 1000pF 50V
R8227 LED_B/LG_LOGO
B E
R8205 47K
C
7
TACT_KEY
R8203 10K
C
1.5K R8287
10K LD650/LD750
R8206 3.3K OPT
8
R8224 100
9
B Q8201 2SC3052
E +3.5V_ST
COMMERCIAL R8201 0
10
L8203 BLM18PG121SN1D
R8276 R8218 47K R8216 COMMERCIAL 10K
IR_OUT COMMERCIAL C
Q8202 2SC3052 COMMERCIAL_EU
11
+3.5V_ST
R8214 47K R8207 COMMERCIAL_EU 22
OPT
D8206 5.6V AMOTECH
C8212 100pF 50V
+3.3V_NORMAL
C8210 0.1uF 16V
LED_R/BUZZ C8211 1000pF 50V
1.5K
B E COMMERCIAL_EU
12 OPT R8280 10K
13
R8220 47K
C
ETHERNET CONNECT
B Q8204 2SC3052 COMMERCIAL
COMMERCIAL
E
A2.5V
L8204 JK8200
CIC21J501NE
XRJV-01V-D12-180
R8212 0 COMMERCIAL_US
R8283 0
Zener Diode is close to wafer
R8284 0
Q8203 2SC3052 WIRELESS
R8217 10K
C
WIRELESS
5.6V
D8212
5
OPT C8222 10pF 50V
B E
6
EPHY_RDN
R8221 47K
C Q8205 2SC3052 WIRELESS
C8216 1000pF 50V
R8286 0
B E
4
OPT C8221 10pF 50V
R8219 47K WIRELESS
WIRELESS
5.6V
WIRELESS
3
OPT C8220 10pF 50V
D8209
IR_PASS
R8285 0
D8208
R8208 22
EPHY_RDP
5.6V
EPHY_TDN +3.5V_ST
R8215 47K WIRELESS
2
5.6V D8207
OPT C8218 10pF 50V
+3.5V_ST
WIRELESS
1
EPHY_TDP
C8217
7
1000pF 8 D3.3V R8281
510
R8282
510
D2 5.6V
D3
5.6V
D4 D8211
D8210
EPHY_LINK
EPHY_ACTIVITY
D1
9
RS232C 10 +3.5V_ST
5 9
OPT IR_OUT
4
R8279 0 R8277 100
8 3
C8200 0.33uF IC8200
C1+ C8201 0.1uF C8202 0.1uF
V+
C2-
VC8204 0.1uF
16
2
15
3
14
2 D8202 CDS3C30GTH 30V
VCC
6
D8203 CDS3C30GTH 30V
1
GND +3.5V_ST
C1-
C2+ C8203 0.1uF
1
7
R8278 100
C8205 0.1uF
MAX3232CDR
DOUT2
4
13
5
12
6
11
7
10
8
9
SPG09-DB-009
DOUT1
RIN1
JK8201 R8222 4.7K OPT
R8223 4.7K OPT
ROUT1
R8273 0
DIN1
R8274 0
BCM_RXD1 NEC_RXD
DIN2 R8272 0 BCM_TXD1
RIN2
ROUT2 R8275 0 NEC_TXD
EAN41348201
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
Trace impedance : 100 ohm differenctial impedance to GND plane 5 mils trace width with 7 mils air gap on P/N pair. Adjacent TX/RX differential pairs should be separated by more than 15 mils to each other
* HDMI CEC E
E
2 1
14 CEC_REMOTE
13
CKCK-_HDMI1 CK_GND CK+ CK+_HDMI1 D0D0-_HDMI1 D0_GND
12 11 JK830310 9 8
D0+
7
D0+_HDMI1 D1-
6
D1-_HDMI1 D1_GND
5
D1+
4
D1+_HDMI1 D2-
3
D2-_HDMI1 D2_GND
2
D2+
1
D2+_HDMI1
NC
CE_REMOTE
R8318 0
R8326 22K
G
DDC_SDA_4 DDC_SCL_4 GND
JP8307
D8312 CEC_REMOTE
MMBD301LT1G
CK-_HDMI4 CK_GND CEC_REMOTE
HDMI_CEC
GND
CK+
CK+_HDMI4 D0D0-_HDMI4 D0_GND D0+ D0+_HDMI4 D1D1-_HDMI4 D1_GND D1+ D1+_HDMI4 D2-
+3.3V_HDMI
D2-_HDMI4 D2_GND D2+ D2+_HDMI4
GND
UI_HW_PORT1
GND
D8311 5.5V ESD
JP8306
CK-
KJA-ET-0-0032
YKF45-7058V
R8317 0
SIDE_HDMI_PORT4
C8311
4 3
GND
DDC_CLK
C8310 0.1uF
5
JP8305
CE_REMOTE
GND DDC_DATA
C8309 0.1uF
6
NC
15
C8324 0.1uF
+3.5V_ST
C8308 0.1uF
7
DDC_SCL_1
R8308 0
5V_HDMI_4
C
1K
5V
100K R8349
DDC_CLK
5V_HPD4
B
C8307 0.1uF
8
16
JP8304
C
+3.3V_HDMI
L8300 BLM18PG121SN1D
C8305 0.1uF
9
17
B R8321 4.7K
0.1uF
EAG59023302
12 11 JK830210
D8305 5.5V OPT
DDC_SDA_1
HDMI_HPD_4
KRC104S Q8307
D B S Q8308 BSS83
18 R8307 0
E
KRC104S Q8306
R8316
HP_DET
C
GND DDC_DATA
GND
GND
20
5V_HDMI_1
19
15
13
GND
5V_HPD1
1K
5V
16
14
C B
EAG42463001
17
E
KRC104S Q8302
R8302
HP_DET 19 18
GND
D8308 5.5V ESD
5.6V ESD
GND
20
+3.3V_NORMAL
JACK_GND HDMI_HPD_1 B R8311 4.7K
5.6V D8314 CDS3C05HDMI1
SHIELD
KRC104S Q8305
ESD D8313 CDS3C05HDMI1
D8302 5.5V OPT
CE_REMOTE
33
33
33
33
R8331
R8332
R8333
R8334
5V_HDMI_1
D1_GND
47K C8302 0.1uF 16V
DDC_SDA_4 DDC_SCL_4
OPT R8328
DDC_SCL_3 D2+_HDMI2
VSS_2
7
VDDDC[1V8]_1
8
RXA_HPD
9
DDC_SDA_4
HDMI_HPD_4
CK+_HDMI4
CK-_HDMI4
DDC_SCL_4
D0+_HDMI4 D0-_HDMI4
0 OPT
RXD_HPD
RXD_5V
RXD_DDC_DAT
RXD_DDC_CLK
RXD_C-
RXD_C+
VDDH[3V3]_7
RXD_D0-
RXD_D0+
VSS_10
RXD_D1-
RXD_D1+
VDDH[3V3]_8
RXD_D2-
RXD_D2+
VDDDC[1V8]_3
VSS_11
OUT_D2+
OUT_D2-
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
65
RXC_D0-
12
64
VDDH[3V3]_5
DDC_SCL_1 CK-_HDMI1
RXA_C-
13
63
RXC_C+
RXA_C+
14
62
RXC_C-
VDDH[3V3]_1
15
61
RXC_DDC_CLK
RXA_D0D0-_HDMI1
16
60
RXC_DDC_DAT
RXA_D0+
17
59
RXC_5V
D0+_HDMI1
VSS_3
18
58
RXC_HPD
RXA_D1D1-_HDMI1
19
57
CEC
RXA_D1+
20
56
VSS_7
D1+_HDMI1
VDDH[3V3]_2
21
55
VDDS[3V3]
PD
I2C_SCL
I2C_SDA
R8336 0 TEST2
VDDDC[1V8]_4
VSS_6
RXB_D2+
CDEC_DDC
RXB_D2-
RXB_D1+
VDDH[3V3]_4
VSS_5
RXB_D1-
RXB_D0+
RXB_D0-
RXB_C+
VDDH[3V3]_3
0
VDDDC[1V8]_2
DDC_CLK
RXB_C-
R8327 C8300 0.1uF
RXB_DDC_CLK
DDC_SDA_3
RXB_DDC_DAT
D8304 5.5V OPT
JP8302
D1+_HDMI3 D1-_HDMI3
D0+_HDMI3 D0-_HDMI3 CK+_HDMI3 CK-_HDMI3 DDC_SCL_3 DDC_SDA_3 HDMI_HPD_3 Ready for TDA19997 +3.3V_HDMI R8346
0
OPT
OPT R8347 4.7K OPT
C8315 0.1uF
50
49
RXE_DDC_CLK
48
51 47
25 46
AUX_5V
5V_HDMI_3
45
RXE_DDC_DAT
44
INT_N/MUTE
52 43
53
24 42
54
23
41
22
RXA_D2+ VDDH[1V8]_1
40
D2-_HDMI1 D2+_HDMI1
D2+_HDMI3 D2-_HDMI3
R8345 0 OPT
CDEC_STBY
4.7K R8348
0 OPT R8343
DDC_SCL_3 R8306 0
NC
JP8303
GND
C8313 0.1uF 16V
CE_REMOTE CEC_REMOTE CKCK-_HDMI3 CK_GND
5V_HDMI_2
+1.8V_HDMI
CK+
C8314 0.1uF 16V
CK+_HDMI3 C8301 0.1uF 16V
C8303 0.1uF 16V
C8304 0.1uF 16V
D0+ D0+_HDMI3
R8340 22
D0-_HDMI3 D0_GND
R8338 22
C8306 0.1uF 16V
D0-
R8337 0
D1-_HDMI3
D1+ D1+_HDMI3 D2D2-_HDMI3
D2-_HDMI2 D2+_HDMI2
D1D1_GND
D2_GND D2+
HDMI2 D2+_HDMI3
SDA2_3.3V
1
RXC_D0+
11
RXA_D2-
C8317 0.1uF 16V
SCL2_3.3V
2
66
10
D1+_HDMI2
4 3
TDA19997
RXA_5V
D1-_HDMI2
5
VSS_8
D0+_HDMI2
6
RXC_D1-
67
D0-_HDMI2
7
RXC_D1+
68
CK+_HDMI2
8
69
IC8300
C
R8305 0
5V_HDMI_3
12K
RXA_DDC_CLK
DDC_SCL_2 CK-_HDMI2
9
VDDO[1V8]
VDDH[3V3]_6
DDC_SDA_2
11 JK830110
94
RXC_D2-
70
HDMI_HPD_2
EAG59023302
12
95
71
6
+5V_NORMAL
13
OUT_D1+
5
OUT_DDC_DAT
GND DDC_DATA
OUT_D1-
OUT_DDC_CLK
1K
5V
96
RXC_D2+
RXA_DDC_DAT
5V_HPD3
B
72
39
C
KRC104S Q8301
R8301
HP_DET
B R8310 4.7K
4
DDC_SDA_1
CK+_HDMI1
HDMI_HPD_3
KRC104S Q8304
VSS_9
VDDO[3V3]
75
26
GND
20
E
VDDH[1V8]_2 R8344 R12K
73
VSS_4
SHIELD
GND
74
3
38
EDID Pull-up
UI_HW_PORT3
2
37
D2+
1
36
DDC_SDA_3
VSS_1 OUT_C-
35
47K
C8323 0.1uF 16V HDMI3
Place close to TDA9996
OUT_C+
34
D2-_HDMI2
R8323
33
D2D2_GND
R8320 47K
R8315
32
D1+_HDMI2
R8313 47K
31
D1+
C8318 0.1uF 16V
C8316 0.1uF 16V
HDMI1
D8310
D1-_HDMI2
30
5V_HPD4
5V_HPD3 D8307
97
D0+_HDMI2 D1-
98
D0+
VSS_12
D0-_HDMI2 D0_GND
OUT_D0+
+5V_NORMAL 5V_HDMI_4
99
CK+_HDMI2 D0-
+5V_NORMAL 5V_HDMI_3
29
CK+
D8301 5.5V OPT
14
D1+_HDMI4 D1-_HDMI4
CK-_HDMI2 CK_GND
E
15
D2-_HDMI4
CK-
GND
16
D2+_HDMI4
+1.8V_HDMI
0
17
0.1uF
CEC_REMOTE
HDMI_3 YKF45-7058V
18
HDMI_RX2+
HDMI_RX2-
HDMI_RX1+
HDMI_RX1-
HDMI_RX0+
33
33
R8329
DDC_SCL_2
GND
HDMI_HPD_1
19
HDMI_RX0-
HDMI_CLK-
HDMI_CLK+
HDMI_SCL
A1
A2
A2
A1
DDC_SDA_2
DDC_SCL_1
R8339
JP8301
28
1
R8304 0 HDMI_3
27
2
NC
TEST1
3
DDC_SCL_2
RXB_5V
4
DDC_SDA_1
DDC_CLK
RXB_HPD
5
R8324 1.8K
47K HDMI_3
OPT
6
DDC_SDA_2
R8322
R8319 47K HDMI_3
47K
R8335 0
8 7
DDC_DATA
R8314
R8312 47K
D8303 5.5V OPT
JP8300
OUT_D0-
9
HDMI_3 R8303 0
C8312 0.1uF 16V
100
11 JK830010
0.1uF C8322
A1
EAG59023302
12
GND
0.1uF C8321
5V_HDMI_4
R8325 1.8K
C
1K
5V
A2
13
+5V_NORMAL
HDMI_3 D8309
C
14
5V_HPD2
5V_HPD1 D8306
5V_HDMI_2
A1
16 15
B
A2
17
HDMI_HPD_2 B R8309 HDMI_3 5V_HPD2 4.7K
C
18
C
R8330
HP_DET 19
HDMI_3 KRC104S Q8303
C8319 0.1uF C8320
C
HDMI_3 GND R8300
20
GND E HDMI_3 KRC104S Q8300
C
D8300 5.5V OPT
SHIELD
+5V_NORMAL 5V_HDMI_2
+5V_NORMAL 5V_HDMI_1
E
HDMI_SDA
HDMI4
YKF45-7058V GND
UI_HW_PORT2
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV)
LEE GI YOUNG HDMI
2009.06.18
8
RGB PC
A0
5
10
6
9
D2B D2A
E0 1
8 VCC
E1 2
7 WC
E2 3
6 SCL
Q2 R8406 22
R8405 22
BCM Reference
RGB_EDID_ST
R8420 10K R8422 100
EDID_WP
R8416 RGB_DDC_SCL R8415
5 SDA
4 0IMMR00014A
D8403 ADUC30S03010L_AMODIODE 30V
8
2.7K
IC8401 M24C02-RMN6T
Q3
D8401 ADUC30S03010L_AMODIODE 30V
7
A2
RGB_EDID_RENESAS
VSS
GND
C
SDA
22 RGB_DDC_SDA
22 R8421 0
Q1
11
5
4
R8417 0
D1B
12
4
SCL
DEV VSS
2.7K
R8402 22
3
D8409 ENKMC2838-T112 A1
R8414
D1A
RGB_VSYNC
D3A
6
3
WP
R8413
RGB_HSYNC
Q0
C8401 0.1uF
+5V_NORMAL
VCC
C8406 18pF 50V
R8401 22
D3B
7
C8404 0.1uF 16V
13
8
2
C8405 18pF 50V
14
2
A2
D0B
1
OPT D8410 CDS3C05HDMI1 5.6V OPT
C8403 22pF 50V
1
A1
VCC
C8402 22pF 50V
D0A
IC8401-*1 R1EX24002ASAS0A
+5V_NORMAL
IC8400 74F08D
+3.3V_NORMAL
OPT D8408 CDS3C05HDMI1 5.6V
OPT
R8424 10K 1K R8425
L8408 60-ohm DSUB_B
DSUB_DET RGB_BEAD L8409 60-ohm
OPT 0 R8423
DSUB_G
+3.3V_NORMAL
Fiber Optic
1
GND JP8402
VCC
2
VINPUT D8400 30V OPT
C8400 0.1uF 16V
4
3
JP8400
SPDIF_OUT
16
SHILED
DDC_CLOCK
V_SYNC
DDC_GND 15
NC
SYNC_GND
5
BLUE
GND_1
10
14
13 9 3
4
H_SYNC
DDC_DATA
BLUE_GND
GREEN_GND
GREEN
SPG09-DB-010 JK8402
FIX_POLE
RGB AUDIO IN JK8401 PEJ027-01 3
E_SPRING
6A
T_TERMINAL1
7A
B_TERMINAL1
5
T_SPRING
6B
C8407 PC_R_IN
4
R_SPRING
7B
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
RGB IN
JK8400 JST1223-001
JP8401
R8400 1K
8
RED 1
RGB_0OHM L8409-*1 0 RGB_0OHM L8410-*1 0
12
RGB_0OHM L8408-*1 0
11
D8402 D8404 D8405 30V 30V 30V
7
BCM Reference
2
R8407 75
6
R8404 75
GND_2
RGB_BEAD R8403 75
RED_GND
RGB_BEAD L8410 60-ohm
DSUB_R
OPT C8409 D8411 100pF 5.6V 50V ADMC5M03200L_AMODIODE
D8406 AMOTECH 5.6V
R8411 470K
1uF 25V
R8418 0
C8408
B_TERMINAL2
PC_L_IN T_TERMINAL2
D8407 AMOTECH 5.6V
R8412 470K
1uF 25V
R8419 0
EUROBBTV ETC SUB BOARD I/F
2009.06.18
9
ALL for SIDE_GENDER option
SIDE CVBS PHONE JACK (New Item Developmen) REAR_AV D8608 5.1V JK8600 KJA-PH-1-0177 5
M5_GND
4
M4
3
M3_DETECT
1
M1
6
M6
SIDE_AV_CVBS
R8603 0 C8605 47pF 50V
REAR_AV D8609 5.1V
+3.3V_NORMAL R8605 10K SIDE_AV_DET
D8601 5.6V
R8608 1K C8600 100pF 50V
C8607 25V
R8606 0 SIDE_AV_L_IN
1uF D8602 5.6V
C8611 100pF 50V
R8601 470K
C8606 25V
R8607 0 SIDE_AV_R_IN
1uF D8603 5.6V
R8602 470K
C8612 100pF 50V
SIDE COMPONENT PHONE JACK (New Item Developmen) L8600 270nH REAR_AV D8610 5.1V REAR_AV D8611 5.1V
SIDE_COMP_Y
C8608 27pF 50V
C8601 27pF 50V
+3.3V_NORMAL
Near J
5
M5_GND
4
M4
3
M3_DETECT
1
M1
6
M6
R8600 10K
Run Along SIDE_COMP_Y_IN,SIDE_COMP_Pr_IN,SIDE_COMP_Pb_IN Trace
R8604 1K
0.1uF
SIDE_COMP_INCM
R8609 36
C8613 JK8601 KJA-PH-1-0177
SIDE_COMP_DET C8604 100pF 50V
D8606 5.6V
L8602 270nH SIDE_COMP_Pb D8607 5.5V
C8603 27pF 50V
D8605 5.5V
C8602 27pF 50V
C8610 27pF 50V L8601 270nH SIDE_COMP_Pr
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. SIDE_GENDER
C8609 27pF 50V
11
WIRELESS READY MODEL
JK8700 KJA-PH-3-0168
Wireless power
VCC[24V/20V/17V]_1 VCC[24V/20V/17V]_2 VCC[24V/20V/17V]_3 VCC[24V/20V/17V]_4 VCC[24V/20V/17V]_5
+24V VCC[24V/20V/17V]_6 DETECT
+3.3V_NORMAL R8704 22K
C8700 0.1uF 50V
INTERRUPT
C8701 2.2uF
TP8700 GND_1
R8714 10K
S
RESET
G R8705 2.2K
Q8701
R8713
AO3407A
D
TP8701
1K
GND_2
WIRELESS_DETECT
L8700
I2C_SCL R8702 10K
WIRELESS_PWR_EN
C
MLB-201209-0120P-N2
B
WIRELESS_SCL I2C_SDA WIRELESS_SDA
Q8700
GND_3 C8702 0.01uF 50V
E
C8704 10uF 35V
C8705 10uF WIRELESS_RX 35V
UART_RX UART_TX
WIRELESS_TX GND_4 IR IR_PASS GND_5 GND_6
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 SHIELD
+3.5V_ST
NON_WIRELESS 0 R8703
WIRELESS R8707 0
IC8700 MC14053BDR2G
WIRELESS R8700 WIRELESS_DL_RX 0
Y1 WIRELESS_TX
1
WIRELESS
16
VDD
RS232C & Wireless
C8703 15
3
14
Y
X
BCM_TXD1
BCM_RXD1 R8708
Z
Z0
INH
R8701
0
VEE
4
13
5
12
6
11
7
10
8
9
X1
0.1uF
0
WIRELESS
WIRELESS_DL_TX
WIRELESS_SW_CTRL
SELECT PIN
STATUS
WIRELESS_RX X0
R8706 0 NON_WIRELESS
+3.5V_ST
HIGH
X1/Y1/Z1
WIRELESS Dongle connect --> WIRELESS RS232
LOW
X0/Y0/Z0
WIRELESS Dongle Dis_con --> S7 RS232
BCM_RX A
OPT
Z1
2
B
4.7K R8711
Y0 BCM_TX
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. WIRELESS
C
47K R8712
VSS
OPT
WIRELESS WIRELESS_SW_CTRL
12
+24V_AMP
+24V
L8803 MLB-201209-0120P-N2
C8827 0.1uF 50V
+1.8V_AMP +3.3V_NORMAL
CCFL = 20V
IC8800
IN
3 Vd=1.4V 1
R8800 1
AP1117E18G-13 ADJ/GND
Edge_LED 32~47 Inch = 20V
120 mA
2 C8800 0.1uF 16V
OUT
55 Inch & IOP Module = 24V
C8803 0.1uF 16V
C8802 10uF 10V
+24V_AMP
SPK_L+ D8800 1N4148W 100V OPT
EMI R8809 3.3
C8819 22000pF 50V
BST1A
1
VDR1A 25V /RESET
2
C8816
C8811 0.1uF
CLK_I
AUD_LRCK AUD_SCK SDA1_3.3V SCL1_3.3V
100
R8802
100
R8803
100
R8804
100
R8805
100
VDR2A
40
BST2A
R8813 12
4.7K
SPEAKER_L
C8839 0.47uF 50V C8842 0.1uF 50V
15uH R8817 12
R8821 4.7K
PVDD1B_2
PVDD1B_1
OUT1B_2
OUT1B_1
PGND1B_2
PGND1B_1
BST1B
VDR1B
48
47
46
45
44
43
PVDD1A_1
49
PVDD1A_2
OUT1A_1
OUT1A_2
PGND1A_1
51 50
52
53
PGND1A_2
OUT2A_2
7
36
OUT2A_1
8
35
PVDD2A_2
9 10 11
AVDD_PLL
EAN60969601
PVDD2A_1
33
PVDD2B_2
32
PVDD2B_1
12
31
OUT2B_2
DVDD_PLL
13
30
OUT2B_1
GND
14
29
PGND2B_2
D8802 1N4148W 100V OPT
50V
R8814 12
R8818 12
L8804 AD-9060 2S
2F
1S C8838 390pF 50V
D8803 1N4148W 100V OPT
R8815 12
1F 15uH
R8816 12
C8840 0.47uF 50V
C8843
R8822
0.1uF 50V
4.7K
C8844
R8823
0.1uF 50V
4.7K
SPEAKER_R
SPK_R-
28
+24V_AMP
PGND2B_1
27 BST2B
26
25
VDR2B
/FAULT
24 MONITOR2
23 MONITOR1
22 MONITOR0
21 SCL
20 SDA
19 BCK
18 WCK
C8818 0.1uF 16V
C8830 22000pF
C8837 390pF 50V
34
NTP-7000
SPK_R+
C8828 25V1uF
PGND2A_1
LF
OPT C8815 10uF 10V
R8801
NC
41
PGND2A_2
AGND_PLL
+1.8V_AMP
AUD_LRCH
42
37
DGND_PLL
C8807 0.1uF 16V
1F
R8820
C8825 1uF 25V
38
R8806
VDD_IO
2F
1S C8836 390pF 50V
D8801 1N4148W 100V OPT
39 IC8801
15
OPT C8805 10uF 10V
6
C8810 1000pF 50V 3.3K
C8804 0.1uF 16V
5
17
100pF 50V
4
GND_IO
SDATA
C8806
AD DGND_1
DGND_2
OPT C8801 10uF 10V
BLM18PG121SN1D
BLM18PG121SN1D
L8800
L8801
THERMAL 57
3
16
1uF +1.8V_AMP
54
EP_PAD
56
C8808 1000pF 50V AUD_MASTER_CLK
2S
C8841 0.1uF 50V
SPK_L-
55
AMP_RESET_N
L8805 AD-9060
C8823 22000pF 50V
L8802
DVDD
BLM18PG121SN1D
+3.3V_NORMAL
+1.8V_AMP
C8824 0.1uF 50V
C8820 0.1uF 50V
C8835 390pF 50V
EMI C8832 0.01uF 50V
C8826 10uF 35V
R8819 12
R8812 12
C8822 1uF 25V
C8831
C8833
0.1uF 50V
0.1uF 50V
C8834 10uF 35V
C8829 22000pF 50V
R8807 0 POWER_DET C8821 1000pF 50V
OPT
+3.5V_ST C8809 33pF 50V
C8812 33pF 50V
C8813 47pF 50V EMI
C8814 47pF 50V EMI
C8817 47pF 50V EMI
R8808
100
WAFER-ANGLE
R8810 10K R8824 0
C AMP_MUTE1
B
Q8800 2SC3052 AMP_MUTE1
R8811
SPK_L+
4
AMP_MUTE R8825 0
10K E
SPK_L-
3 R8826 0
For 3 AMP MODEL
SPK_R+
2 R8827 0
SPK_R-
1 P8800
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
BCM (EUROBBTV)
KIM JONG HYUN NTP7000
2009.06.18
38
+1.5V_MEMC
D1.5V_DDR3
D1.5V_DDR3
DDR3 1.5V By CAP - Place these Caps near Memory
0.1uF
0.1uF
C8930
0.1uF
C8929
0.1uF
C8928
0.1uF
C8927
0.1uF
C8926
0.1uF
C8925
0.1uF
C8924
0.1uF C8923
0.1uF C8922
0.1uF
C8921
+3.3V_MEMC
Close to DDR Power Pin
+12V
PGND
L8902
2
7
L8905 3.6uH
LX_2
1000pF
C8910
0.1uF
MVREFCA
FB
4
COMP
5
1%
R8933 27K POWER_ON/OFF2_2
EN
6
R8928 10K
C8934 10uF 25V
C8944 0.1uF 16V
OPT C8940 100pF 50V
9.1K 2200pF R8925 C8937
OPT
Vout=0.8*(1+R1/R2)
C8942 22uF 10V
R1
1%
2A
3
LX_1
R8935 10K
R8919
1K 1% 1%
R8920
1K
0.1uF
1000pF
C8903
AGND C8932 10uF 25V
MVREFDQ
C8909
R8900
1K 1% 1%
R8904
1K
C8901
8
NR8040T3R6N VIN
OPT
1
CIC21J501NE
D1.5V_DDR3
R8934 4.7K
D1.5V_DDR3
+3.3V_MEMC
IC8903 AOZ1072AI
1%
0.1uF
C8920
C8919
0.1uF
0.1uF
C8918
0.1uF
C8917
0.1uF
C8916
0.1uF
C8915
0.1uF
C8914
C8913
C8904 0.1uF 16V
10uF
C8902 10uF 10V
C8908
L8900
R2
AR8900 FRC_DQL[5]
DDR3_DQL[5]
FRC_DQL[7]
DDR3_DQL[7] DDR3_DQL[3]
FRC_DQL[3] FRC_DQL[1]
DDR3_DQL[1] 10
IC8900 H5TQ1G63BFR-12C
AR8901 FRC_A[9]
DDR3_A[9]
FRC_A[2]
DDR3_A[2]
FRC_A[0]
DDR3_A[0-12]
DDR3_A[0] A1
A4 ZQ 240 1%
10 AR8903 FRC_DQU[7] FRC_DQU[1]
D9
DDR3_DQU[1]
G7
DDR3_DQU[5]
K2
FRC_DQU[3]
DDR3_DQU[3]
K8
10
N1
R8909
N9 DDR3_DMU
R1
10 R8910 FRC_DQSL
A8
R9
VDD_1
A9
VDD_2
A10/AP
VDD_3
A11
VDD_4
A12/BC
VDD_5
A13
VDD_6 VDD_7 VDD_9
A8 C1
R8914
C9
DDR3_DML
FRC_DML 10
D2 D1.5V_DDR3
R8911 FRC_DQSU
DDR3_DQSU
F1 H2
10 R8912 FRC_DQSUB
E9
H9 DDR3_DQSUB
VDDQ_2
DDR3_DQU[2]
FRC_DQU[6]
DDR3_DQU[6]
FRC_DQU[0]
DDR3_DQU[0]
FRC_DQU[4]
DDR3_DQU[4]
J9 L1 L9 T7
CK
VDDQ_4
CKE
VDDQ_5 CS
VDDQ_7
ODT
VDDQ_8
RAS
VDDQ_9
CAS
NC_1 NC_2
B3 DDR3_A[3]
E1
DDR3_A[5]
G8
FRC_A[7]
DDR3_A[7]
J2
DDR3_RESETB
J8
10
M1 M9 P1
AR8905
P9 DDR3_CASB
T1
DDR3_ODT
T9
FRC_WEB
DDR3_WEB
FRC_BA0
DDR3_BA0 10
10
D1 D8 E2 E8
R8916
F9 DDR3_MCLK
FRC_MCLK
DDR3_A[11]
N7
DDR3_A[12]
10 R8917
G1 G9
DDR3_MCLKB
T3
IN
N8 M3
K7
ADJ/GND DDR3_BA1 DDR3_MCLK
K9
K1 J3 K3 L3
C8935 10uF 16V
DDR3_BA2
C8946 0.1uF 16V
C8938 22uF R8929 56
DDR3_MCLKB
1%
DDR3_CKE DDR3_ODT DDR3_RASB DDR3_CASB DDR3_WEB
D1.5V_DDR3 R8923 10K
DDR3_RESETB F3 DQSL
G3 C7
VSS_1
DQSU
VSS_2
DQSU
VSS_3
B7 E7
VSS_4
DML
VSS_5
DMU
VSS_6 VSS_7
DQL0
VSS_8
DQL1
VSS_9
DQL2
VSS_10
DQL3
VSS_11
DQL4
VSS_12
DQL5
D3
DDR3_DQSL DDR3_DQSLB DDR3_DQSU DDR3_DQSUB DDR3_DML DDR3_DMU
E3
DDR3_DQL[0]
F7
DDR3_DQL[1]
F2
DDR3_DQL[2]
F8
DDR3_DQL[3]
H3
DDR3_DQL[4]
H8
DDR3_DQL[5]
G2
DDR3_DQL[6]
H7
DDR3_DQL[7]
D7
DDR3_DQU[0]
C3
DDR3_DQU[1]
C8
DDR3_DQU[2]
C2
DDR3_DQU[3]
A7
DDR3_DQU[4]
A2
DDR3_DQU[5]
B8
DDR3_DQU[6]
A3
DDR3_DQU[7]
DDR3_DQL[0-7]
URSA3 CORE 1.26V
DQL7 +12V
VSSQ_1 VSSQ_2
DQU0
VSSQ_3
DQU1
VSSQ_4
DQU2
VSSQ_5
DQU3
VSSQ_6
DQU4
VSSQ_7
DQU5
VSSQ_8
DQU6
VSSQ_9
DQU7
+1.26V_MEMC
IC8902 AOZ1072AI PGND
1
8
L8904 3.6uH
LX_2
NR8040T3R6N VIN
AGND
DDR3_DQU[0-7]
R8918
OUT
DDR3_BA0
10 C8931 10uF 25V
C8933 10uF 25V
2
3
7
2A
6
LX_1
EN
POWER_ON/OFF2_1 R8926 10K
FB
4
DDR3_CKE
FRC_CKE
1074 mA
RESET
DQL6
B9 DDR3_RASB
FRC_MCLKB
R7
IC8901 AP1117EG-13
T2
NC_4
B1
R8915 FRC_RASB
DDR3_A[10]
NC_3 NC_6
FRC_A[5]
FRC_ODT
DDR3_A[9]
L7
+1.5V_MEMC
+3.3V_MEMC
DDR3_A[8]
R3
DQSL
AR8906
FRC_CASB
T8
WE
A9
FRC_DDR3_RESETB
DDR3_A[7]
L2
VDDQ_6
10
FRC_A[3]
DDR3_A[6]
R2
J7 CK
VDDQ_3
J1
AR8904
DDR3_A[5]
R8
M2 BA0
VDDQ_1
10
FRC_DQU[2]
DDR3_A[4]
P2
BA2
A1 DDR3_DQSLB
10
P8
URSA3 DDR3 1.5V
M7
BA1
R8913
DDR3_A[3]
A15
VDD_8
DDR3_DQSL 10
FRC_DQSLB
A6 A7
B2 DDR3_DQU[7]
FRC_DQU[5]
FRC_DMU
A5
L8
DDR3_A[2]
N2
R8936 1
R8921
DDR3_A[1]
P3
5
COMP
R1
C8941 22uF 10V
C8943 0.1uF 16V
OPT C8939 100pF 50V
6.2K 3300pF R8924 C8936
10
1%
DDR3_DQL[4]
P7
R8930 3.3K
DDR3_DQL[6]
A3
1%
DDR3_DQL[2]
FRC_DQL[6]
VREFDQ
DDR3_A[0]
R8931 3.9K
FRC_DQL[2] FRC_DQL[4]
A2
H1
N3
1%
10 AR8902 FRC_DQL[0]
A0
270 R8927
MVREFDQ
VREFCA
L8903 CIC21J501NE
DDR3_DQL[0]
M8
L8901
MVREFCA
150
DDR3_BA2
OPT R8922
FRC_BA2
DDR3_A[8]
FRC_A[6]
DDR3_A[6]
FRC_A[4]
DDR3_A[4]
FRC_BA1
Vout=0.8*(1+R1/R2)
1%
R8932 12K
AR8908 FRC_A[8]
R2
DDR3_BA1 10 AR8907 DDR3_A[10]
FRC_A[10]
DDR3_A[12]
FRC_A[12] FRC_A[1]
DDR3_A[1] DDR3_A[11]
FRC_A[11] 10
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
COMMON URSA3 DDR & Power
2009.09.11 89
IC9301 LG5111
+1.8V_PLL
+1.8V_RXVDD
IC9301 LG5111 +1.8V_RXVDD
A3
RXA0+
A2
RXA0-
Close to LG5111 LVDS Input PIN
A4
RXA1+
B3
RXA1-
B1
RXA2+ RXA0+
R9304
100
RXA1+
R9305
100
RXA2+
R9306
100
RXACK+
R9307
100
RXA3+
R9308
100
RXA4+
R9309
100
RXA0-
RXA2-
RXA1-
RXACK+
RXA2-
RXACK-
B2 C2 C1 C3
RXA3+
RXACKRXA3-
RXA3-
RXA4-
RXA4+
D3 D1 D2
RXA4-
RXB0+
100
RXB1+
R9311
100
RXB2+
R9312
100
RXBCK+
R9313
100
RXB3+
R9314
100
RXB4+
R9315
100
RXB0-
RXB0-
RXB1-
RXB1+
RXB2-
RXB1-
RXBCK-
RXB2+
RXB3-
RXB2-
RXB4-
RXBCK+
E1 E3 F3 F1 F2 G1 G2
RXBCK-
H1
RXB3+
H2
RXB3-
J1
RXB4+ RXC0+
R9316
100
RXC1+
R9317
100
RXC2+
R9318
100
RXCCK+
R9319
100
RXC3+
R9320
100
RXC4+
R9321
100
J2
RXB4-
RXC0-
RXCCK-
RXC0+
RXC3-
RXC0-
K2 L1
RXC1+
RXC4-
L2 M1 M2 N2
RXCCK+ RXD1+
R9323
100
RXD2+
R9324
100
RXDCK+
R9325
100
RXD3+
R9326
100
RXD4+
R9327
100
T1B1P
R1B1M
T1B1N
R1C1P
T1C1P/RLV0N
R1C1M
T1C1N/RLV0P
R1CLK1P
T1CLK1P/RLV1N
R1CLK1M
T1CLK1N/RLV1P
R1D1P
T1D1P
R1D1M
T1D1N
R1E1P
T1E1P/RLV2N
R1E1M
T1E1N/RLV2P
R1A2P
T1A2P/RCLKN
R1A2M
T1A2N/RCLKP
R1B2P
T1B2P
R1B2M
T1B2N
R1C2P
T1C2P
RRXA0-
B16
R1C2M
T1C2N
R1CLK2P
T1CLK2P/RLV3N
R1CLK2M
T1CLK2N/RLV3P
R1D2P
T1D2P/RLV4N
R1D2M
T1D2N/RLV4P
R1E2P
T1E2P/RLV5N
R1E2M
T1E2N/RLV5P
C9307 27pF 50V
RXD0-
RXCCK-
RXD1-
RXC3+
RXD2-
RXC3-
RXDCK-
RXC4+
RXD3-
RXC4-
N1 N3 P3 P1 P2
T2A1P
R2A1M
T2A1N
R2B1P
T2B1P/LLV0N
R2B1M
T2B1N/LLV0P
R2C1P
T2C1P/LLV1N
R2C1M
T2C1N/LLV1P
R2CLK1P
T2CLK1P/LLV2N
R2CLK1M
T2CLK1N/LLV2P
R2D1P
T2D1P
R2D1M
T2D1N
R2E1P
T2E1P/LCLKN
R2E1M
T2E1N/LCLKP
RRXA2+/RLV5P
B18
J3
RRXA2-/RLV5N
C18
1M
R2
RXD0+
R1 R3 T3
RXD1-
T1
RXD2+
T2
RXD2-
U2
RXDCK+
U1
RXDCK-
U3
RXD3+
V4
RXD3-
V2
RXD4+
V3
RXD4-
R2A2P
T2A2P
R2A2M
T2A2N
R2B2P
T2B2P
R2B2M
T2B2N
R2C2P
T2C2P/LLV3N
R2C2M
T2C2N/LLV3P
R2CLK2P
T2CLK2P/LLV4N
R2CLK2M
T2CLK2N/LLV4P
R2D2P
T2D2P
R2D2M
T2D2N
R2E2P
T2E2P/LLV5N
R2E2M
T2E2N/LLV5P
L3 M3
1%
C17
A5
RRXACK-/RLV4N
D16
B5
RRXA3+
C16
RRXA3-
D17
P4 CLK25_XOUT
TMODE3
CLK25_XIN
TMODE2 TMODE1
RRXA4+/RLV3P
D18
RRXA4-/RLV3N
RRXB0+/RLCLKP
E17
RRXB0-/RLCLKN
F16
RRXB1+
E16
RRXB1-
F17
RRXB2+
F18
M0_SCLK
R9342
22
A7
M0_MOSI
R9343
22
B7
M1_SCLK
R9344
22
A6
M1_MOSI
R9345
22
B6
M2_SCLK
R9346
22
R6
M2_MOSI
R9347
22
T6
M3_SCLK
R9348
22
U6
M3_MOSI
R9349
22
V6
RRXB2-
G18
RRXB3+/RLV1P
H17
B8
S_SCLK
RRXB3-/RLV1N
J18
B9
S_MOSI
J17
GPIO0
M1_MOSI
GPIO1
M2_SCLK
GPIO2
M2_MOSI
GPIO3
M3_SCLK
GPIO4
M3_MOSI
GPIO5
K17 L18
R9350
LLV5N
M18
LLV4P
M17
V_SYNC L_VS
LLV4N
N18
LLV3P
N17
V5
S_SCLK EEPROM_WP
P17
22
P18
LLCLKN
A10 A11 A12 A13 B4
LG5111_RESET OPT_N
LLCLKP
K16 L16
R9
M15
R10
M16
R11
N15
R12
P15
R13
T8 R9359 U8
C4 22
EEPROM_WP
+1.8V_VDD
EEPROM_NA
V8
EEPROM_A1
C14 D6
TCON_EN R_VS
M_SDA
DUAL_LVDS
M_SCL
B10 B11
POL_A
B12
VS_IN
S_SDA
L_VS
S_SCL
U7 R9360 V7 R9361
D13 22
M_SDA
G7
22
M_SCL
G12
U9 R9362 V9 R9363
H12 22
SDA3_3.3V
J7
22
SCL3_3.3V
J12 K7
H_CONV DPM
K12
V10
SOE
UARTRXD
PORES_N
UARTTXD
U10R9364
22
UART_RXD UART_TXD
L7 L12 M7
OPT_N POL
M8
T11
FLK
TMS TCK
R17
TDI
T16
TDO
R16
TMS
U11 V12 U12R9365 V11
22
TRST_N
M9
TCK
M10
TDI TDO
M11
TRST_N
M12
GCLK1[GSP_R]
LLV1N
V15
B13 GVDD_EVEN/GOE GVST/GSP
B14 B15
LLV0P
V17
GCLK2
A14
GVDD_ODD/GSC
U16 V16
C7
V13
LLV1P
U17
LLV0N
VDD_ODD[GSC]
GCLK3
VDD_EVEN[GOE] GCLK4[OPT_P] VST[GSP]
GCLK5
RMLVDS
GCLK6
U13
GCLK1/GSP_R
C8
GCLK2
C9
T13 T14 V14 U14
GCLK3
C10
GCLK4/OPT_P
C11
GCLK5 GCLK6
C12 C13 D7
Mini-LVDS Signal Strength!!
R9339 11K
D8 D9 D10 D11 D12 G8 G9 G10 G11
+3.3V_NORMAL
RX_GND_5
RXVDD_18_6
RX_GND_6
C9324 0.1uF 16V
C9331 0.1uF 16V
C9338 0.1uF 16V
C9345 0.1uF 16V
C9319 0.1uF 16V
C9325 0.1uF 16V
C9332 0.1uF 16V
C9339 0.1uF 16V
C9346 0.1uF 16V
C9351 0.1uF 16V
C9357 0.1uF 16V
C9364 0.1uF 16V
C9369 0.1uF 16V
C9320 0.1uF 16V
C9326 0.1uF 16V
C9333 0.1uF 16V
C9340 0.1uF 16V
C9347 0.1uF 16V
C9352 0.1uF 16V
C9358 0.1uF 16V
C9365 0.1uF 16V
C9370 0.1uF 16V
C9321 0.1uF 16V
C9327 0.1uF 16V
C9334 0.1uF 16V
C9341 0.1uF 16V
C9348 0.1uF 16V
C9353 0.1uF 16V
C9359 0.1uF 16V
C9366 0.1uF 16V
C9371 0.1uF 16V
C9322 0.1uF 16V
C9328 0.1uF 16V
C9335 0.1uF 16V
C9342 0.1uF 16V
C9349 0.1uF 16V
C9354 0.1uF 16V
C9360 0.1uF 16V
C9367 0.1uF 16V
C9372 0.1uF 16V
C9323 0.1uF 16V
C9329 0.1uF 16V
C9336 0.1uF 16V
C9343 0.1uF 16V
C9350 0.1uF 16V
C9355 0.1uF 16V
C9361 0.1uF 16V
C9362 0.1uF 16V
C9368 0.1uF 16V
J4 K4 L4 M4 +1.8V_TXVDD
F14 TXVDD_18_1
TX_GND_1
TXVDD_18_2
TX_GND_2
TXVDD_18_3
TX_GND_3
TXVDD_18_4
TX_GND_4
TXVDD_18_5
TX_GND_5
TXVDD_18_6
TX_GND_6
TXVDD_18_7
TX_GND_7
TXVDD_18_8
TX_GND_8
TXVDD_18_9
TX_GND_9
TXVDD_18_10
TX_GND_10
TXVDD_18_11
TX_GND_11
TXVDD_18_12
TX_GND_12
G14
C9313 0.1uF 16V
H14
C9373 0.1uF 16V
C9375 0.1uF 16V
H15 J14 J15 K14 K15 L14
+1.8V_VDD
L15 M14 N14
C9314 0.1uF 16V
C15 PLL_AVDD
GND_1
PLL2_AVDD
GND_2 GND_3
VDD_18_1
GND_4
VDD_18_2
GND_5
VDD_18_3
GND_6
VDD_18_4
GND_7
VDD_18_5
GND_8
VDD_18_6
GND_9
VDD_18_7
GND_10
VDD_18_8
GND_11
VDD_18_9
GND_12
VDD_18_10
GND_13
VDD_18_11
GND_14
VDD_18_12
GND_15
VDD_18_13
GND_16
VDD_18_14
GND_17
VDD_18_15
GND_18
VDD_18_16
GND_19
VDD_18_17
GND_20
VDD_18_18
GND_21
VDD_18_19
GND_22
VDD_18_20
GND_23 GND_24
C6
LLV2N
U18
RXVDD_18_5
+3.3V_VDD
LLV2P
T18
RX_GND_4
C5
VS_SLAVE_MODE
R18
T17
RX_GND_3
RXVDD_18_4
C9318 0.1uF 16V
H4
+1.8V_PLL
R14
EEPROM_A1
A9
R9351
SOE_A
N16
J16
R8
H7
R9337 3.3K TM240Hz
H_CONV DPM_A
LLV3N
P16
22
U5
G16
S_CS
R5
DUAL_LVDS +3.3V_NORMAL
LLV5P
L17
RXVDD_18_3
E4
EEPROM_NA
/TCON_EN R_VS
RX_GND_2
GPIO7
RRXB4-/RLV0N T5
G15
U4
R7
M1_SCLK
S_MOSI
RRXB4+/RLV0P
F15
T4
H16
M0_MOSI
A8
S_CS_N
R4
M0_SCLK
GPIO6
RRXBCK-/RLV2N
H18
RX_GND_1
RXVDD_18_2
E15
TMODE0
RRXBCK+/RLV2P
G17
C9312 0.1uF 16V
G4 RXVDD_18_1
+1.8V_TXVDD
RRXACK+/RLV4P
FLK_A
RXD1+
K3
IC9301 LG5111
R9341
RXD4-
RXD0-
H3
RRXA1-
B17
K18 R2A1P
G3
X9300 25MHz
RRXA1+
A15
E18
K1
RXC2+
100
R1B1P
C9304 27pF 50V
RRXA0+
A16
VS_SLAVE_MODE
RXC2R9322
T1A1N
RXC1RXC2-
RXC1-
RXD0+
T1A1P
R1A1M
E2
RXB0+ R9310
A17 R1A1P
VDD_33_1
GND_25
VDD_33_2
GND_26
VDD_33_3
GND_27
VDD_33_4
GND_28
VDD_33_5
GND_29
VDD_33_6
GND_30
VDD_33_7
GND_31
VDD_33_8
GND_32
VDD_33_9
GND_33
VDD_33_10
GND_34
VDD_33_11
GND_35
VDD_33_12
GND_36
VDD_33_13
GND_37
VDD_33_14
GND_38
VDD_33_15
GND_39
VDD_33_16
GND_40
VDD_33_17
GND_41
VDD_33_18
GND_42
D4 D5 D14 D15
+1.8V_VDD
E5 E14 F4
C9315 0.1uF 16V
F5 G5 H5 H8 H9 H10 H11
+3.3V_VDD
J5 J8 J9
C9316 0.1uF 16V
J10 J11 K5 K8 K9 K10 K11
+3.3V_VDD
L5 L8 L9
C9317 0.1uF 16V
L10 L11 M5 N4 N5
+1.8V_L/DIMMING
+1.8V_RXVDD +1.8V_TXVDD +1.8V_PLL
+1.8V_VDD
+3.3V_NORMAL
+3.3V_VDD
P5 P14 R15 T7
L9302
120-ohm
L9303
120-ohm
L9304
120-ohm
L9305
120-ohm
L9306
120-ohm
T9 T10
C9374 10uF 10V
T12 T15 U15
+3.3V_NORMAL
[+1.8V for LG5111] R9300 3.3K TM480Hz
+12V
R9329 3.3K TM480Hz
C9330 10uF 10V
IC9302 AOZ1072AI Vout = 0.8*(1+R1/R2)
/TCON_EN
C9337 10uF 10V
C9344 10uF 10V
C9356 10uF 10V
+1.8V_L/DIMMING
DUAL_LVDS L9300
R9301 10K TM240Hz
120-ohm
R9330 10K TM240Hz
PGND
Dual/Quad-Link LVDS Input Selection - High : Dual-Link LVDS(TM480Hz,LE9500) - LOW : Quad-Link LVDS (TM240Hz, LE5500/7500/8500)
C9302 10uF 25V
AGND
C9303 10uF 25V
FB
+3.3V_NORMAL
8
2
7
LX_2
R1 VIN
TX Output Mode Selection - High : LVDS(TM480Hz, LE9500) - LOW : Mini-LVDS (TM240Hz, LE5500/7500/8500)
1
L9301 3.6uH
3
6
4
5
LX_1
EN
C9309 22uF 10V
C9310 0.1uF 16V
R9355 2K 1%
COMP R9338 9.1K
+3.3V_NORMAL
C9308 2200pF
[JTAG for LG5111] P9101
R9331 3.3K OPT
R9302 3.3K TM480Hz
R9354 10.5K 1%
+3.3V_NORMAL R9340 10K
EEPROM_NA
VS_SLAVE_MODE
12505WS-09A00
C9305 1000pF 50V
+3.3V_NORMAL
R9356 10K 1% R2 1
R9303 10K TM240Hz
R9332 10K 2
3
Master/Slave Mode Selection - High : Slave Mode(TM480Hz,LE9500) - LOW : Master Mode (TM240Hz,LE5500/7500/8500)
External Serial EEPROM Avalibility - High : Not Available - LOW : Use EEPROM
C9163 0.1uF 16V
R9183
[UART for LG5111] 22
P9301
TDO
1 5
R9184
22
[EEPROM for LG5111]
R9328
R9377 330
KIA7027AF I
4
OPT 2
10K OPT
RX
R9376
22
UART_RXD
TX UART_TXD
5 9
E0
1
8
2
7
3
6
4
5
VCC
R9187 22 OPT
LG5111_RESET
.
10
IC9303 M24512-WMW6G(REV.B)
R9333
OPT
TRST_N
C9363 0.1uF 16V
8 C9306 0.1uF 16V
+3.3V_NORMAL
IC9300
TMS
22
GND
R9352 3.3K OPT
R9357 2K
R9358 2K
R9188
R9189
R9190
R9191
10K
10K
10K
10K
R9192 1K
3
1
1K OPT
22
R9186
4
+3.3V_NORMAL
OPT SW9300 JTP-1127WEM
R9185
7
3
Write Protection Low : Normal Operation High : Write Protection
[RESET for LG5111]
R9335 3.3K
6
I2C Slave Address : 0xA4 +3.3V_NORMAL
+3.3V
TCK 2
+3.3V_NORMAL
+3.3V_NORMAL
12505WS-04A00 TDI
4
1
3
O
R9334
2 C9300 0.1uF 16V OPT
22
E1 LG5111_RESET
EEPROM_A1
WC EEPROM_WP
OPT G
C9301 4.7uF 10V OPT
R9336 10K OPT
E2
VSS
SCL M_SCL SDA M_SDA R9353 10K
LOCAL_DIMMING_EEPROM
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
COMMON LG5111 (L.D.) from URSA3
09/10/13
93
C9039
22pF X9000
22pF
HIGH FRC OPTION LOW NON_MIRROR MIRROR K14 LVDS
NON_GIP
NON_LD
C9009 0.1uF C9019 10uF
C9032 0.1uF
G2
FRC_A[4]
R4
FRC_A[5]
G1
FRC_A[6]
U5
FRC_A[7]
F3
FRC_A[8]
T5
FRC_A[9]
F1
FRC_A[10]
R6
FRC_A[11]
R5
FRC_A[12]
T6
U4
FRC_BA1
E1
FRC_BA2 C9005 0.1uF
C9020 10uF
C9025 10uF
C9030 0.1uF
C9033 0.1uF
C9034 0.1uF
C9035 0.1uF
U2 T4
FRC_CKE
J1 H3
FRC_CASB
H1
FRC_WEB
L9001 CIC21J501NE C9016 0.1uF
C9021 0.1uF
N2
AVDD_DDR L9002 CIC21J501NE C9022 0.1uF
N3
URSA3_SCANNING_OFF URSA3_SCANNING_ON R9055 R9054 4.7K 4.7K
URSA3_NON_GIP R9052 4.7K URSA3_GIP R9053 4.7K
URSA3_LOCAL_DIMMING R9057 4.7K
C13 REXT
N13
M14
RESET
SPI_DO
N14
P13
U13
R8
T12
T9
N12
SPI_DI
SPI_CZ
SPI_CK
SOFT_RST_R
SOFT_RST_L
PLL_LOCK_R
PLL_LOCK_L
U9
R12 OP_SYNC_R
OP_SYNC_L
U10
U12
R9
U11
R10
R11 LTD_DE_R
LTD_DE_L
LTD_DA1_R
LTD_DA1_L
D5
D4
D3
E13
E4 GPIO[9]
GPIO[10]
GPIO[8]
GPIO[5]
GPIO[4]
G13
H14
J13
K14
F14 GPIO[3]
GPIO[2]
GPIO[1]
B9 XTALI
GPIO[0]
XTALO
A9
A5 RO4N
RO4P
B5 RO3N
C6
C5
RO3P
RO2N
B7
A7 RO2P
RO1N
C8 RO1P
C7
B8
RO0N
B6
A6
A8
RO0P
ROCKN
ROCKP
B1
A1 RE4N
RE4P
RE3N
C1
C2 RE3P
RE2N
A3 RE2P
B3
C4
RE1N
RE1P
C3 RE0N
B4
A4
B2
DDR3_A9/DDR2_A9
A3M/RV4-
DDR3_A10/DDR2_A11
A4P/RV5+
DDR3_A11/DDR2_A4
A4M/RV5-
K3
C9027 0.1uF
C9031 0.1uF
FRC_DQL[0]
K2
FRC_DQL[1]
R3
FRC_DQL[2]
K1
FRC_DQL[3]
T1
FRC_DQL[4]
J2
FRC_DQL[5]
T3
FRC_DQL[6]
J3
FRC_DQL[7]
T2
FRC_DQU[0]
P2
FRC_DQU[1]
L3
VDDC
L9003 CIC21J501NE
B0M/RV6-
DDR3_BA1/DDR2_ODT
B1P/RV7+
DDR3_BA2/DDR2_A12
B1M/RV7B2P/RV8+
DDR3_MCLK/DDR2_MCLK
B2M/RV8-
DDR3_MCLKZ/DDR2_MCLKZ
BCKP/WPWM BCKM/OPT_P B3P/OPT_N
DDR3_ODT/DDR2_BA1
B3M/FLK
DDR3_RASZ/DDR2_WEZ
B4P/GCLK6
DDR3_CASZ/DDR2_CKE
R1
FRC_DQU[3]
L1
FRC_DQU[4]
P1
FRC_DQU[5]
L2
FRC_DQU[6]
P3
FRC_DQU[7]
M1
C0M/LV0-
LGE7378A[FRC_TCON_URSA3]
DDR2_DQS0/DDR3_DQS0
C1P/LV1+ C1M/LV1C2P/LV2+ C2M/LV2-
DDR2_DQSB0/DDR3_DQSB0
CCKP/LV3+
DDR2_DQSB1/DDR3_DQSB1
CCKM/LV3C3P/LV4+
DDR2_DQ7/DDR3_DQM0
C3M/LV4-
DDR2_DQ11/DDR3_DQM1
C4P/LV5+
DDR2_DQ6/DDR3_DQ0 DDR2_DQ0/DDR3_DQ1
D0P/LV6+
DDR2_DQ1/DDR3_DQ2
D0M/LV6-
DDR2_DQ2/DDR3_DQ3
D1P/LV7+
DDR2_DQ4/DDR3_DQ4
D1M/LV7-
DDR2_NC/DDR3_DQ5
D2P/LV8+
DDR2_DQ3/DDR3_DQ6
D2M/LV8DCKP/GOE DCKM/GSC/GCLK3
DDR2_DQ8/DDR3_DQ8
D3P/GSP_R
DDR2_DQ14/DDR3_DQ9
D3M/GSP
DDR2_DQ13/DDR3_DQ10
D4P/SOE
DDR2_DQ12/DDR3_DQ11
D4M/POL
DDR2_DQ15/DDR3_DQ12 GCLK4
DDR2_DQ10/DDR3_DQ14
GCLK2
RXA3+
B17
RXA3-
C16
RXA4+
C17
RXA4RXB0+
D17
RXB0-
D15
RXB1+
E15
RXB1-
F16
RXB2+
F17
RXB2-
F15
RXBCK-
G17
RXB3+
G16
RXB3-
H16
RXB4+
H17
RXB4RXC0+
J15
RXC0-
J17
RXC1+
J16
RXC1-
K16
RXC2+
K17
RXC2-
K15
RXCCK+
L15
RXCCK-
L17
RXC3+
L16
RXC3-
M16
RXC4+
M17
RXC4RXD0+
N15
RXD0-
N17
RXD1+
N16
RXD1-
P15
RXD2+
R15
RXD2-
R17
RXDCK+
R16
RXDCK-
T16
RXD3+
T17
RXD3-
T15
RXD4+
U17
RXD4-
P17
URSA3_SDA
D2
I2CS_SCL
URSA3_SCL P14 R14 B13
DVDD_DDR[1.26V]
LPLL_FBCLK LPLL_OUTCLK
FRC_PWM1
U16
R9043
0
V_SYNC
OPT
A13
VB1_TEST
+3.3V_MEMC
1K
F10
TESTPIN
D11 L13
D11
C11
B12 C11
B12
B11
B10 B11
A12 B10
A11 A12
A11
A10
VSS_27 A10
VSS_26 P6
VSS_24
VSS_25 N4
M9
VSS_23 L11
VSS_22
VSS_21 L9
L10
VSS_20 K11
K10
VSS_19
VSS_17
VSS_16
VSS_18 K9
K8
K7
VSS_15 J11
VSS_14
VSS_13 J9
VSS_12 J8
J10
J7
VSS_11
VSS_9
VSS_10 J4
H11
H10
VSS_8
VSS_7 H9
VSS_5
VSS_4
VSS_6 H8
H7
G10
VSS_2
VSS_3 G9
G8
C12
VSS_1
VDDP_5 C10
M11
VDDP_4
VDDP_3 M10
VDDP_1
VDDP_2 K6
K5
VDDC_8 G11
J6
VDDC_7
VDDC_6 H6
H5
VDDC_5
VDDC_3
VDDC_4 G7
G6
VDDC_2 G5
F7
VDDC_1
VDD_ODD F6
E17
VDD_EVEN
LPLL_REFIN
E16
J5
AVDD_PLL_2
F12
F11
AVDD_PLL_1
AVDD_MEMPLL
AVDD_LVDS_4 M6
K12
AVDD_LVDS_3
AVDD_LVDS_2 J12
H12
F8
AVDD_LVDS_1
P9000 12505WS-04A00
G12
I2CM_SCL2_R
AVDD_DDR_6
I2CM_SDA2_R
M8
N10
AVDD_DDR_5
R9016
100
I2CM_SCL2_L AVDD_DDR_4
P9
M7
N8
I2CM_SDA2_L AVDD_DDR_3
100 100
FRC_PWM0
PWM1
I2CM_SCL
L8
R9014 R9015
I2CM_SDA
L7
P7
AVDD_DDR_2
D9
100
AVDD_DDR_1
C9
100
R9013
L6
100
R9012
PWM0
L5
R9011
B
RXBCK+
G15
D1 I2CS_SDA
C9023 0.1uF
AVDD_2
C9018 0.1uF
AVDD_1
1 22
R9003
URSA3_SDA R9040
22
R9004
AVDD
URSA3_SCL 22
R9007
AVDD_DDR
AVDD_LVDS
AVDD_PLL
VDDC
VDDP
0
SCL3_3.3V
3 22
R9008
FRC_CONF0 FRC_CONF1
AVDD_MEMPLL SDA3_3.3V
FRC_PWM1
4
1K
FRC_PWM0 OPT
5 URSA3_SCL
URSA3_SDA
22 R9009 OPT 22
R9010
SCL1_3.3V
SDA1_3.3V
SCAN_BLK2
VDDC L9007 CIC21J501NE
LD_SCAN R9038 100
FRC_PWM1
LD_SCAN R9039 100
FRC_PWM0
R9045
2
R9048
C9015 0.1uF
A
RXACK-
A17
P16
DDR2_DQ9/DDR3_DQ13
F9
C9012 0.1uF
RXACK+
A16
M15
DDR2_DQM0/DDR3_NC C9008 10uF
RXA2-
B16
C4M/LV5-
M2 C9003 10uF
RXA2+
B15
H15 C0P/LV0+
DDR2_DQM1/DDR3_DQ15
FRC_DQU[0-7]
RXA1-
A15
B4M/GLCK5
IC9001
DDR2_DQ5/DDR3_DQ7
FRC_DQU[2]
RXA1+
C15
D16 B0P/RV6+
DDR3_BA0/DDR2_BA2
R2
FRC_DQL[0-7]
+1.26V_MEMC
A3P/RV4+
DDR2_DQS1/DDR3_DQS1
FRC_DMU
C9017 0.1uF
ACKM/RV3-
DDR3_A8/DDR2_A2
N1
FRC_DML
C9014 0.1uF
ACKP/R3+
DDR3_A7/DDR2_A5
DDR3_RESET/DDR2_A3
FRC_DQSUB
C9011 0.1uF
DDR3_A6/DDR2_A0
M3
FRC_DQSL
C9007 10uF
A2M/RV2-
F2
FRC_DDR3_RESETB
C9026 0.1uF
FRC_DQSU
C9002 10uF
A2P/RV2+
DDR3_A5/DDR2_A10
DDR3_WEZ/DDR2_BA0
FRC_DQSLB
+1.5V_MEMC
DDR3_A4/DDR2_CASZ
RXA0-
C14
R9050
C9013 0.1uF
A1M/RLV1-
RXA0+
A14
R9049 OPT 1K
C9010 0.1uF
DDR3_A3/DDR2_A1
H2
FRC_RASB
C9006 10uF
A1P/RV1+
DDR3_CKE/DDR2_RASZ
FRC_ODT VDDP
C9001 10uF
A0M/RV0-
U1
FRC_MCLK FRC_MCLKB
+3.3V_MEMC
B14 A0P/RV0+
G3
FRC_BA0 L9006 CIC21J501NE C9000 10uF
DDR3_A2/DDR2_A7
DDR3_A12/DDR2_A8
AVDD_LVDS
+3.3V_MEMC
L9000 CIC21J501NE
DDR3_A1/DDR2_A6
CHANNEL CHECK!
R9051 OPT 1K
AVDD_MEMPLL
C9029 0.1uF
FRC_A[3]
DDR3_A0/DDR2_NC
820
R9044 OPT R9046
+3.3V_MEMC
C9024 10uF
E3
4
R9047 OPT1K
C9004 10uF
U6
FRC_A[2]
2
3
1K
L9005 CIC21J501NE
E2
FRC_A[1]
1
1K
L9004 CIC21J501NE
FRC_A[0]
SW9000 JTP-1127WEM
1K
AVDD
+3.3V_MEMC
RE0P
A2 AVDD_PLL
+3.3V_MEMC
RECKN
RECKP
FRC_A[0-12]
+3.3V_MEMC
R9041
LTD_DA0_L
DIO
LTD_CLK_R
5 EAN35097301
T11
4
URSA3_FLASH_WINBOND_OLD
T10
GND
URSA3_MINI_LVDS R9035 4.7K
URSA3_MIRROR R9033 4.7K
100
CLK
LTD_CLK_L
100
HOLD
FRC_CONF1
WP
T14
6
URSA3_FLASH_MACRONIX
S_M_PIF_FC
7
3
R9028
T13
2
EAN61009401 DO
100
100 R9022
VCC
R13
8
U15
1
S_M_PIF_DA1
CS
U14
FRC_SPI_CK FRC_SPI_DI
S_M_PIF_CS
10
S_M_PIF_DA0
R9006
S_M_PIF_CLK
SI
URSA3_LVDS R9036 4.7K
5
T7
GND 4
R9027
R9021 IC9000-*2 W25X40VSSIG
T8
10
M_S_PIF_FC
R9005
U7
6
SCLK
M_S_PIF_CS
HOLD#
M_S_PIF_DA1
7
WP# 3
M_S_PIF_CLK_2
100
100
URSA3_NON_MIRROR R9034 4.7K
SO 2
R9026
R9020
R7
10K
VCC
100
10
R9002
8
100
R9001
FRC_SPI_DO
CS# 1
R9032
10
100
U8
100
R9031
DI[IO0]
R9025
M_S_PIF_CLK_1
R9019
URSA3_FLASH_WINBOND_NEW
R9000
FRC_SPI_CZ
100
100
CLK
5
4
R9024
R9018
HOLD
F4
6
100
D7
7
3
+3.3V_MEMC
R9023
100
GPIO[14]
GND
2
R9017 VCC
GPIO[13]
WP
8
GPIO[12]
IC9000 MX25L4005CM2I-12G
0.1uF
C9028
DO[IO1]
1
FRC_CONF0
IC9000-*1 W25X40BVSSIG CS
100 R9042
+3.3V_MEMC
FRC_RESET
SCAN_ON
LD
FRC_SPI_DO
SCAN_OFF
FRC_SPI_CK
1M
MINI_LVDS
GIP
FRC_SPI_CZ FRC_SPI_DI
R9029
URSA3_NON_LOCAL_DIMMING R9056 4.7K
T10 R10 R9 U10
12MHz
LTD_DA0_R
LVDS_TX_0_DATA4_N
LVDS_TX_0_DATA4_P
LVDS_TX_0_DATA3_N
LVDS_TX_0_DATA3_P
LVDS_TX_0_DATA2_N
LVDS_TX_0_DATA2_P
LVDS_TX_0_DATA1_N
LVDS_TX_0_DATA1_P
LVDS_TX_0_DATA0_N
LVDS_TX_0_DATA0_P
LVDS_TX_0_CLK_N
LVDS_TX_0_CLK_P
LVDS_TX_1_DATA4_P
LVDS_TX_1_DATA4_N
LVDS_TX_1_DATA3_N
LVDS_TX_1_DATA3_P
LVDS_TX_1_DATA2_N
LVDS_TX_1_DATA2_P
LVDS_TX_1_DATA1_N
LVDS_TX_1_DATA1_P
LVDS_TX_1_DATA0_N
LVDS_TX_1_DATA0_P
LVDS_TX_1_CLK_N
LVDS_TX_1_CLK_P
Serial Flash
C9038
SCAN_BLK1/OPC_OUT C9036 10uF
C9037 0.1uF
I2C ADR: GPIO1: HI:B8 LOW:B4 CHIP_CONF: {GPIO8, PWM1, PWM0} CHIP_CONF= 3 d5: boot from internal SRAM CHIP_CONF= 3 d6: boot from EEPROM CHIP_CONF= 3 d7: boot from SPI Flash
Separate DVDD_DDR Power THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
COMMON URSA3 (L.D.)
2009.09.11 94
[LEVEL Shift Block]
D9103 MMSD4148T1G
[POWER Block]
VCC_LCM (+3.3V)
R9108 100 GIP
CHECK Value!!
TCON_42_FHD
R9165 18K 1% OPT
R9156 150K 1%
TCON_42_FHD
C9134 OPT
0.1uF 50V
33K NON_GIP
To reduce Audible noise
R9148 510 NON_GIP C9125 68pF
VDD_LCM (+16V)
C9126 0.047uF VGH_FB
AGND
CRST
PGOOD
COMP
FB1
SW0
SW1
LX1
LX1
PGND
40
39
38
37
36
35
34
33
32
31
VL
27
DEL2
NON_GIP
FBP GPGND
R9148-*1
R9133-*1 R9134-*1 200 200 NON_GIP NON_GIP
GCLK2_I
0 GIP R9155-*1
GCLK1_I
R9158 0 GIP
0 GIP
CLK2
5
IC9103
26
6
MAX17113ETL+ MINI_LVDS
25
FSEL
24
VIN
DEV
23
IN2
22
IN2
EAN60924401
21
OUT
7 8 9 10
VGL (-5V)
C9123 1uF 10V
R9115 R9116 10 10 GIP GIP
VCC_LCM (+3.3V)
REF R9135 3.6K
VGH (+25V)
TCON_42_FHD R9144 1%
C9118 10uF 16V
27K
VGL (-5V)
VGL_FB R9145
R9171
PANEL_VCC (+12V)
R9194 360 OPT
0 C9147 1uF 50V
R9173 1K
C9152 1uF 10V
C9155 22uF 25V
C9162 22uF 25V
R9174 OPT
C9124 1uF 50V
OPT R9151 0
R9149 0
C9127
C
150K
A
AC
TCON_42_FHD
C9137 0.1uF 50V GIP
0.1uF 50V C9164 0.47uF 25V OPT
2.8A C9151 0.1uF 50V
C9149 22uF 10V
C9146 150pF 50V
D9105 MBRA340T3G 40V
C9154 OPT
R9181 5.1K
C9137-*1 1uF 10V NON_GIP
D9102 KDS226
1%
L9101 22UH
C9140
REF
VGL_FB
R9114 OPT OPT
C9107 1uF 50V GIP
R9180 360
VCC_LCM (+3.3V)
FLK R9111 10 GIP
PANEL_VCC (+12V)
C9143 0.1uF 50V
R9167 0 NON_GIP
R9110 22 GIP C9104 1uF 50V GIP
560pF 50V NON_GIP
1000pF 50V GIP
C9144 0.1uF 50V
CLK1 R9105 22 GIP
1/8W
C9145-*1
C9145
EN2
EN1
R9131 11K 1% TCON_42_FHD
C9101 VGH 0.22uF (+25V) 50V GIP
EN2
28
4
20
220K 1% TCON_42_FHD Value should be checked VGH_FB
29
3
LX2
R9133 R9134 10 10 GIP GIP
2
GND2
19
56K 1% TCON_42_FHD R9130
DRVP
SRC 0 GIP GON 0 GIP R9155 DRN 510 NON_GIP MODE NON_GIP DLP
LX2
R9154 R9150
18
0.47uF 25V
BST
AC
17
A
FB2
C9117 1uF 50V
16
CLK3
C9122
C
0
C9116 1uF 50V
PGND
DEL1
CLK4
Y2
Y1
GON2
GOFF
A1
GON1
A2
8
GCLK3_I
18K
14
Y3
13
Y4
15
12
16
EAN60987201 11
DEV
7
10
6
A3
9
A4 GCLK4_I
18K
CLK5
R9129
30
15
Y5
MINI_LVDS C9112 4.7uF 50V
1
REF
17
R9124 R9125
THR
R9153 0 NON_GIP
14
GIP
5
VST CLK6
D9101 KDS226
R9132
FBN
Y6
100V OPT
4.7uF/50V(3216)
9.1K
C9148 22uF 25V
2.8A
2.2
13
Y7
18
EN2
VDD_EVEN
R9182
L9102 22UH
R9169
10K GIP
12
19
IC9101 MAX17119DS
VDD_ODD
1000pF 50V GIP
11
GND
RE
YDCHG 22
23
FLK2
FLK1
FLK3
24
Y8
MBRA340T3G MBRA340T3G
R9168
C9128
VGH R9147 2.7K NON_GIP (+25V) VGH_M R9152 0 (+25V) NON_GIP
D9106 D9104
CTL
A5 GCLK5_I
Y9
20
TH9000
4
21
47k-ohm
3
A6 GCLK6_I
THERMAL 29
R9147-*1 0 GIP
D9100 MMSD4148T1G
GIP NCP18WB473F10RB
A7 GVST_I/GSP
25
2
27
1
A8
26
EP[VGOFF]
VSENSE 28
A9 GVDD_ODD_I/GSC
C9136 27pF 50V NON_GIP
R9146 33K NON_GIP
VGH (+25V)
C9142 1uF 50V
C9141 47uF 25V
1uF 50V
C9150 1uF 50V
TCON_42_FHD
C9128-*1 470pF 50V NON_GIP
R9113 10K GIP
C9135 OPT
R9166 15K 1%
AGND
FLK
DISCHG
VDD_LCM (+16V)
GVDD_EVEN_I/GOE
R9157 75K 1%
R9168-*1
DRVN
R9109 3K GIP
To reduce Audible noise C9153 100uF 25V
C9138
C9139 C9102 OPT OPT
VDD_LCM (+16V)
EN2 100V
* Voltage Target VDD_LCM = 16.25V VGH = 28.50V VGL = -5.35V
1uF 50V
R9170 DPM
EN2 10
[P-GAMMA Block]
R9172
GMA16
VDD_LCM (+16V)
VCOMLFB
PG
SW_1
SW_2
PGND_2
R9123 1M NON_GIP
VCOM_FB0
12505WS-03A00
VIN_2
3
EN
4
13
14
2
15
16 1
VIN_1
DEV IC9102
12
GND_2
11
GND_1
TPS62110RSAR 10 MINI_LVDS 9
0
R9126 510K
C9113 22pF 50V
C9114 22uF 16V
C9115 10uF 16V
R9193 2.2K
SDA3_3.3V
3
R9102 1K 1% TCON_42_FHD
4
R9106 VCOMR 0 R9107
GCLK5_I
GCLK5 GIP
VGH (+25V)
C9158 15pF 50V OPT
R9140 GIP
FB AGND
0
VGI_N R9162 0
R2
EAN60985901
R9127 150K TCON_42_FHD
1%
GCLK3_I
GCLK3
VGL (-5V)
R9128 200K TCON_42_FHD 1%
R9178 0
0
GCLK6_I
GCLK6
C9131 15pF 50V NON_GIP
R9141
GIP
C9159 15pF 50V OPT
R9142 VGL_I 0 OPT GVDD_ODD/GSC
R9163 0
GVDD_ODD_I/GSC
DPM_A
R9179 DPM 0
100V
C9132 15pF 50V
C9111 1uF 50V POL_A
2
C9157 15pF 50V
R9177 0
R9195 2.2K
PANEL_VCC SCL3_3.3V
GCLK4_I GIP
GCLK1_I C9130 15pF 50V NON_GIP
VGI_P
GIP
R9122 10
MMSD4148T1G
1
R9176 0
OPT R9139
Vo = 1.153*(1+R1/R2)
24K
EN2 D9108
OPT
GCLK4/OPT_P
8
C9110 1uF 25V
For P-Gamma Data Download P9100
R9160 0
C9156 15pF 50V
R9161 0
LG5111 SWAP
DISCHG R9196
GIP C9129 15pF 50V NON_GIP
NON_GIP
1%
VINA
R9118
PGND_1
7
R9117 47K OPT
GCLK1/GSP_R
TCON_42_FHD
LBI
C9105 0.1uF 50V
10K OPT VCOMRFB
C9109 10uF 25V
MINI_LVDS
C9103 0.1uF 50V
HVDD
R1
6
C9108 10uF 25V
C9119 15pF 50V NON_GIP
GCLK2_I
GCLK2
GIP R9121 0 GIP
10uF/25V(3216) MINI_LVDS VDD_LCM (+16V)
GVST_I/GSP GIP
VGL (-5V)
5
GMA6 GMA4
R9175 0
R9159 0
MINI_LVDS
LBO
AVDD_AMP
GMA2
GMA3
R9104 1K TCON_42_FHD
VCOM_FB
GMA3
11
GMA7
SYNC
DEV
12
DEV
L9103 BLM18PG121SN1D
NC_2
AVDD_2 16
17
GMA7
GMA8
MINI_LVDS
1%
R9101 1K OPT
VCOM_FB0
18
GMA4
GMA12 OPT
5
IC9100 13 MAX9668ETP+
GMA13
6.8uH/1.8A (6x6x2mm) L9100 6.8uH
PANEL_VCC (+12V)
VDD_LCM (+16V)
10
4
VCOM
GMA5
9
AGND_AMP
GMA6
GVST/GSP
FLK 10 NON_GIP
MINI_LVDS
14
6
VCOM
R9136
FLK_A
GMA1
C9100 0.1uF 50V
3
R9143 3.3K GIP
10 1/8W
C9106 1uF 50V
15 THERMAL 21
NC_1
DVDD
19
2
8
1
A0
7
SDA
AVDD_1
33
VCC_LCM (+3.3V)
1uF/50V(2012) R9112
33
R9103 R9100
SCL
EP[GND] SDA3_3.3V
20
VCC_LCM (+3.3V)
Signal Name Change
[HVDD Block]
To reduce Audible noise
L9104 BLM18PG121SN1D
SCL3_3.3V
GMA15
1K
Slave Address : 0xE8h (AO Pin - GND)
OPT
R9137 POL 0
R9119 20K
C9160 15pF 50V
C9120 15pF 50V
GVDD_EVEN/GOE
R9164 0
GVDD_EVEN_I/GOE C9133 15pF 50V
R9120 7.5K SOE_A
OPT
R9138 SOE 0 C9121 15pF 50V
VCOML
VCOM 0
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
COMMON T-Con (L.D.)
09/09/10 95
32_FHD VGH R9129-*1 22K 1% TCON_32_FHD
VGL R9130-*1 220K 1% TCON_32_FHD
R9131-*1 11K 1% TCON_32_FHD
VDD R9156-*1 150K 1% TCON_32_FHD
R9157-*1 27K 1% TCON_32_FHD
R9129-*2 47K 1% TCON_37_FHD
R9145-*1 270K 1% TCON_32_FHD
R9131-*2 12K 1% TCON_37_FHD
R9166-*1 24K 1% TCON_32_FHD
R9126-*1 510K 1% TCON_32_FHD
R9127-*1 150K 1% TCON_32_FHD
R9128-*1 200K 1% TCON_32_FHD
91 or 95 Sheet
VDD
HVDD R9165-*2 470K 1% TCON_37_FHD
R9157-*2 56K 1% TCON_37_FHD
R9166-*2 56K 1% TCON_37_FHD
R9126-*2 470K 1% TCON_37_FHD R9128 OPEN R9127-*2 91K 1% TCON_37_FHD
91 or 95 Sheet
HVDD
91 or 95 Sheet
VCOM FEED BACK
R9104-*2 1K 1% TCON_37_FHD
91 or 95 Sheet
55_FHD VGL R9130-*3 220K 1% TCON_47_FHD
R9131-*3 11K 1% TCON_47_FHD
VDD
R9129-*4 510K 1% TCON_55_FHD
R9145-*3 270K 1% TCON_47_FHD
R9131-*4 27K 1% TCON_55_FHD
HVDD R9165 OPEN
R9166-*3 20K 1% TCON_47_FHD
R9130-*4 68K 1% TCON_55_FHD
R9156-*4 150K 1% TCON_55_FHD R9128-*3 220K 1% TCON_47_FHD
R9104-*3 1K 1% TCON_47_FHD
R9102-*3 1K 1% TCON_47_FHD
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R9157-*4 75K 1% TCON_55_FHD
R9144-*4 27K 1% TCON_55_FHD R9145-*4 150K 1% TCON_55_FHD
HVDD
VDD
R9126-*3 510K 1% TCON_47_FHD
R9127-*3 150K 1% TCON_47_FHD
VGL
VGH
R9144-*3 51K 1% TCON_47_FHD
VCOM FEED BACK R9101-*3 1K 1% TCON_47_FHD
VGL
TCON_37_FHD
R9102-*2 1.5K 5% TCON_37_FHD
VGH
R9157-*3 75K 1% TCON_47_FHD
R9145-*2 150K 1%
R9156-*2 910K 1% TCON_37_FHD
R9101-*2 1K 1% TCON_37_FHD
47_FHD
R9156-*3 180K 1% TCON_47_FHD
91 or 95 Sheet
R9144-*2 20K 1% TCON_37_FHD
VCOM FEED BACK
R9104-*1 1K 1% TCON_32_FHD
R9102-*1 1K 1% TCON_32_FHD
R9129-*3 51K 1% TCON_47_FHD
R9130-*2 220K 1% TCON_37_FHD
VDD
HVDD R9165 OPEN
VGH
VGL
VGH
R9144-*1 51K 1% TCON_32_FHD
VCOM FEED BACK R9101-*1 1K 1% TCON_32_FHD
42_FHD
37_FHD
R9165 OPEN
R9166-*4 15K 1% TCON_55_FHD
R9126-*4 180K 1% TCON_55_FHD
R9127-*4 68K 1% TCON_55_FHD
R9128-*4 56K 1% TCON_55_FHD
VCOM FEED BACK R9101 OPEN
R9104 OPEN
R9102-*4 0 5% TCON_55_FHD
Common T-Con Power Option
09/12/15 98