1
Logic Gates ลอจิกเกต
2
INVERTER
3
ตารางความจริงของ INVERTER
INVERTER TIMING DIAGRAM
Inverter operation with a pulse input.
4
The inverter complements an input variable.
5
INVERTER TIMING DIAGRAM
6
AND GATE
AND Gate Operation
7
FIGURE 3--9 ALL POSSIBLE LOGIC LEVELS FOR A 2-INPUT AND GATE.
Boolean expressions for AND gates with two, three, and four inputs.
8
AND GATE TRUTH TABLE
9
ตารางความจริงของ AND GATE แบบสามอินพุต
Example of pulsed AND gate operation with a timing diagram showing input and output relationships.
10
AND GATE TIMING DIAGRAM
AND GATE TIMING DIAGRAM
11
All must be high for the output to be high
AND Gate Application Example
12
AN AND GATE PERFORMING AN ENABLE/INHIBIT FUNCTION FOR A FREQUENCY COUNTER.
13
OR GATE
OR Gate Operation
14
ALL POSSIBLE LOGIC LEVELS FOR A 2-INPUT OR GATE
Boolean expressions for OR gates with two, three, and four inputs.
15
OR GATE TRUTH TABLE
Example of pulsed OR gate operation with a timing diagram showing input and output time relationships.
16
OR GATE TIMING DIAGRAM
OR GATE TIMING DIAGRAM
17
All must be low for the output to below
A simplified intrusion detection system using an OR gate.
18
OR GATE APPLICATION EXAMPLE
19
NAND GATE
NAND Gate Operation
20
OPERATION OF A 2-INPUT NAND GATE.
21
NAND GATE TRUTH TABLE
NAND GATE TIMING DIAGRAM
22
X  AB
23
FIGURE 3--29 STANDARD SYMBOLS REPRESENTING THE TWO EQUIVALENT OPERATIONS OF A NAND GATE.
24
NOR GATE
NOR Gate Operation
25
OPERATION OF A 2-INPUT NOR GATE.
26
NOR GATE TRUTH TABLE
NOR GATE TIMING DIAGRAM
27
X A B
28
STANDARD SYMBOLS REPRESENTING THE TWO EQUIVALENT OPERATIONS OF A NOR GATE.
29
XOR GATE
XOR Gate Operation
30
ALL POSSIBLE LOGIC LEVELS FOR AN EXCLUSIVE-OR GATE
XOR GATE TRUTH TABLE
31
X A B
An XOR gate used to add two bits.
32
XOR GATE APPLICATION EXAMPLE
33
XNOR GATE
XNOR Gate Operation
34
ALL POSSIBLE LOGIC LEVELS FOR AN EXCLUSIVE-NOR GATE.
XNOR GATE TRUTH TABLE
35
X A B
FIXED-FUNCTION LOGIC : IC GATES CMOS (Complementary Metal-Oxide Semiconductor) TTL (Transistor-Transistor Logic)
36
CMOS – lower power dissipation
37
TYPICAL DUAL IN-LINE (DIP) AND SMALLOUTLINE (SOIC) PACKAGES SHOWING PIN NUMBERS AND BASIC DIMENSIONS.
38
PIN CONFIGURATION DIAGRAMS FOR SOME COMMON FIXED-FUNCTION IC GATE CONFIGURATIONS.
39
LOGIC SYMBOLS FOR HEX INVERTER (04 SUFFIX) AND QUAD 2-INPUT NAND (00 SUFFIX). THE SYMBOL APPLIES TO THE SAME DEVICE IN ANY CMOS OR TTL SERIES.
PERFORMANCE CHARACTERISTICS AND PARAMETERS Propagation delay Time DC Supply Voltage (VCC) Power Dissipation Input and Output Logic Levels Speed-Power product
40
Fan-Out and Loading
41
PROPAGATION DELAY
THE LS TTL NAND GATE OUTPUT FANS OUT TO A MAXIMUM OF 20 LS TTL GATE INPUTS.
42
Higher fan-out = gate can be connected to more gate inputs.
43
THE PARTIAL DATA SHEET FOR A 74LS00.
Troubleshooting
44
THE EFFECT OF AN OPEN INPUT ON A NAND GATE.
45
TROUBLESHOOTING A NAND GATE FOR AN OPEN INPUT WITH A LOGIC PULSER AND PROBE.
PROGRAMMABLE LOGIC Programmable Arrays
46
Figure 3--65 An example of a basic programmable OR array.
47
AN EXAMPLE OF A BASIC PROGRAMMABLE AND ARRAY.
4 Types of SPLDs
48
BLOCK DIAGRAM OF A PROM (PROGRAMMABLE READ-ONLY MEMORY).
49
BLOCK DIAGRAM OF A PLA (PROGRAMMABLE LOGIC ARRAY).
50
BLOCK DIAGRAM OF A PAL (PROGRAMMABLE ARRAY LOGIC).
51
BLOCK DIAGRAM OF A GAL (GENERIC ARRAY LOGIC)
52
LOGIC GATE SUMMARY