IJSTE - International Journal of Science Technology & Engineering | Volume 2 | Issue 06 | December 2015 ISSN (online): 2349-784X
Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop Amit Saraswat M. Tech Student Department of Electronics and Communication Chandigarh Engineering College, Mohali, Punjab, India
Chanpreet Kaur Assistant Professor Department of Electronics and Communication Chandigarh Engineering College, Mohali, Punjab, India
Abstract In this paper an ultra-low power NAND based multiplexer and flip flop is proposed. The modified design is compared to conventional 4*1 multiplexer and shows dynamic and static power reduction up to 32.077% and 45.055% respectively while for JK flip flop, dynamic and static power reduction up to 84.25% and 92.47%respectively. Simulations have been done on 270C temperature and 50MHz frequency. With every selection line input dynamic power consumption is calculated, static power consumption, delay and power delay product. The simulations have been carried out on Tanner EDA. Keywords: NAND LATCH, FLIP FLOP, PDP, Low Power VLSI, CMOS Technology ________________________________________________________________________________________________________
I. INTRODUCTION With the advancement of technology in VLSI design power consumption is the major issue but there is always trade-off between power, delay and area. Designers are concerned about choosing appropriate technology to fulfil the requirements of applications. The interest in the low power chips and systems is booming with a rapidly expanding market. Power is the rate at which energy is delivered or exchanged. There is keen requirement of the low power systems to enhance their working capability and thereby, save power and utilize it in the efficient manner. There are various reasons for the requirement of lower power VLSI design one of them is as technology continues to scale down to the deep submicron process, leakage power consumption has become a major concern in designing CMOS VLSI circuits because of reduced threshold voltage and device geometry... This results in necessity for development of new techniques for reducing the leakage power dissipation in VLSI design. These constraints of low power can be fulfill by using sleepy stack leakage reduction technique with DTCMOS and RBB to achieve maximum possible static power reduction with optimized results in terms of output waveform, dynamic power consumption and delay.
II. NAND GATE BASED JK MASTER SLAVE FLIP FLOP AND 4*1 MULTIPLEXER The input latch in Fig. 1, called the "master," is activated when the clock pulse is high. During this phase, the inputs J and K allow data to be entered into the flip-flop, and the first-stage outputs are set according to the primary inputs. When the clock pulse goes to zero, the master latch becomes inactive and the second-stage latch, called the "slave," becomes active. The output levels of the flip-flop circuit are determined during this second phase, based on the master-stage outputs set in the previous phase.Since the master and the slave stages are effectively decoupled from each other with the opposite clocking scheme, the circuit is never transparent, i.e., a change occurring in the primary inputs is never reflected directly to the outputs.
Fig. 1: Schematic of Conventional JK Master Slave Flip flop
All rights reserved by www.ijste.org
99