Multi-Level Overlay Techniques for Improving DPL Overlay Control Charlie Chen1, Y C Pai, Dennis Yu1, Peter Pang1, Chun Chi Yu1 , Robert (Hsing-Chien) Wu 2, Eros (Chien Jen) Huang2, Marson (Chiun-Chieh) Chen2 , David Tien3 , Dongsub Choi4 1
United Microelectronics Corporation / Nanke 2nd Rd., Tainan Science Park, Shnshih Township, Tainan County 741, Taiwan 300, R. O. C. 2 KLA-Tencor Corporation / OMD, HSINCH-23337/Shan-Hua, Tainan, Taiwan 3 KLA-Tencor Corporation, One Technology Drive, Milpitas, CA 95035, USA 4 KLA-Tencor Corporation / OMD, Hwasung-city, Gyeonggi-do, 445-160, Korea ABSTRACT
Overlay continues to be one of the key challenges for lithography in semiconductor manufacturing, especially in light of the accelerated pace of device node shrinks. This reality will be especially evident at 20nm node where DPL and multi-layer overlay will require 4nm or less in overlay control across many critical layers in order to meet device yield entitlements. The motivation for this paper is based on improving DPL overlay control in face of the high complexity involved with multi-layer overlay requirements. For example, the DPL-2nd-litho layer will need to achieve tight registration with the DPL-1st-litho layer, and at the same time, it will need to achieve tight overlay to the reference-litho layer, which in some cases can also be a DPL layer. Of course, multi-level overlay measurements are not new, but the combination of increased complexity of multi-DPL layers and extremely challenging overlay specifications for 20nm node together will necessitate a better understanding of multi-level overlay control, specifically in terms of root cause analysis of multi-layer related overlay errors and appropriate techniques for improvement In this paper, we start with the identification of specific overlay errors caused by multi-layer DPL processing on full film stack product wafers. After validation of these findings with inter-lot and intra-lot controlled experiments, we investigate different advanced control techniques to determine how to optimize overlay control and minimize both intra-lot and inter-lot sources of error. A new approach to overlay data analysis will also be introduced that combines empirical data with target image quality data to more accurately determine and better explain the root cause error mechanism as well as provide effective strategies for improved overlay control. Keywords: Overlay, DPL, Multi-level
1. INTRODUCTION The shrinking of the semiconductor device involves not just device scaling but also device structure complexity to embody the device a in smaller area on wafer. As a consequence, the relationship among layers or litho steps becomes more complicated. This fact heightens the multi-layer overlay measurement complexity by involving more than two levels of overlay measurements for the same layer. In case of single-level measurement, the control can simply rely on one single layer measurement. However, multi-level overlay have more than 2 measurement sets. Therefore, multi-level overlay control can have several different control schemes; one-level is for the control and the other-level is for monitoring only, both-levels are for the control with weighting, or one-level is for x-direction control and the other-level is for y-direction Metrology, Inspection, and Process Control for Microlithography XXVI, edited by Alexander Starikov, Proc. of SPIE Vol. 8324, 83242A 路 漏 2012 SPIE 路 CCC code: 0277-786X/12/$18 路 doi: 10.1117/12.915711
Proc. of SPIE Vol. 8324 83242A-1 Downloaded from SPIE Digital Library on 10 Apr 2012 to 192.146.1.12. Terms of Use: http://spiedl.org/terms